ohci-nxp.c 14 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529
  1. /*
  2. * driver for NXP USB Host devices
  3. *
  4. * Currently supported OHCI host devices:
  5. * - Philips PNX4008
  6. * - NXP LPC32xx
  7. *
  8. * Authors: Dmitry Chigirev <source@mvista.com>
  9. * Vitaly Wool <vitalywool@gmail.com>
  10. *
  11. * register initialization is based on code examples provided by Philips
  12. * Copyright (c) 2005 Koninklijke Philips Electronics N.V.
  13. *
  14. * NOTE: This driver does not have suspend/resume functionality
  15. * This driver is intended for engineering development purposes only
  16. *
  17. * 2005-2006 (c) MontaVista Software, Inc. This file is licensed under
  18. * the terms of the GNU General Public License version 2. This program
  19. * is licensed "as is" without any warranty of any kind, whether express
  20. * or implied.
  21. */
  22. #include <linux/clk.h>
  23. #include <linux/platform_device.h>
  24. #include <linux/i2c.h>
  25. #include <mach/hardware.h>
  26. #include <asm/mach-types.h>
  27. #include <asm/io.h>
  28. #include <mach/platform.h>
  29. #include <mach/irqs.h>
  30. #include <asm/gpio.h>
  31. #define USB_CONFIG_BASE 0x31020000
  32. #define PWRMAN_BASE 0x40004000
  33. #define USB_CTRL IO_ADDRESS(PWRMAN_BASE + 0x64)
  34. /* USB_CTRL bit defines */
  35. #define USB_SLAVE_HCLK_EN (1 << 24)
  36. #define USB_HOST_NEED_CLK_EN (1 << 21)
  37. #define USB_OTG_CLK_CTRL IO_ADDRESS(USB_CONFIG_BASE + 0xFF4)
  38. #define USB_OTG_CLK_STAT IO_ADDRESS(USB_CONFIG_BASE + 0xFF8)
  39. /* USB_OTG_CLK_CTRL bit defines */
  40. #define AHB_M_CLOCK_ON (1 << 4)
  41. #define OTG_CLOCK_ON (1 << 3)
  42. #define I2C_CLOCK_ON (1 << 2)
  43. #define DEV_CLOCK_ON (1 << 1)
  44. #define HOST_CLOCK_ON (1 << 0)
  45. #define USB_OTG_STAT_CONTROL IO_ADDRESS(USB_CONFIG_BASE + 0x110)
  46. /* USB_OTG_STAT_CONTROL bit defines */
  47. #define TRANSPARENT_I2C_EN (1 << 7)
  48. #define HOST_EN (1 << 0)
  49. /* ISP1301 USB transceiver I2C registers */
  50. #define ISP1301_MODE_CONTROL_1 0x04 /* u8 read, set, +1 clear */
  51. #define MC1_SPEED_REG (1 << 0)
  52. #define MC1_SUSPEND_REG (1 << 1)
  53. #define MC1_DAT_SE0 (1 << 2)
  54. #define MC1_TRANSPARENT (1 << 3)
  55. #define MC1_BDIS_ACON_EN (1 << 4)
  56. #define MC1_OE_INT_EN (1 << 5)
  57. #define MC1_UART_EN (1 << 6)
  58. #define MC1_MASK 0x7f
  59. #define ISP1301_MODE_CONTROL_2 0x12 /* u8 read, set, +1 clear */
  60. #define MC2_GLOBAL_PWR_DN (1 << 0)
  61. #define MC2_SPD_SUSP_CTRL (1 << 1)
  62. #define MC2_BI_DI (1 << 2)
  63. #define MC2_TRANSP_BDIR0 (1 << 3)
  64. #define MC2_TRANSP_BDIR1 (1 << 4)
  65. #define MC2_AUDIO_EN (1 << 5)
  66. #define MC2_PSW_EN (1 << 6)
  67. #define MC2_EN2V7 (1 << 7)
  68. #define ISP1301_OTG_CONTROL_1 0x06 /* u8 read, set, +1 clear */
  69. # define OTG1_DP_PULLUP (1 << 0)
  70. # define OTG1_DM_PULLUP (1 << 1)
  71. # define OTG1_DP_PULLDOWN (1 << 2)
  72. # define OTG1_DM_PULLDOWN (1 << 3)
  73. # define OTG1_ID_PULLDOWN (1 << 4)
  74. # define OTG1_VBUS_DRV (1 << 5)
  75. # define OTG1_VBUS_DISCHRG (1 << 6)
  76. # define OTG1_VBUS_CHRG (1 << 7)
  77. #define ISP1301_OTG_STATUS 0x10 /* u8 readonly */
  78. # define OTG_B_SESS_END (1 << 6)
  79. # define OTG_B_SESS_VLD (1 << 7)
  80. #define ISP1301_I2C_ADDR 0x2C
  81. #define ISP1301_I2C_MODE_CONTROL_1 0x4
  82. #define ISP1301_I2C_MODE_CONTROL_2 0x12
  83. #define ISP1301_I2C_OTG_CONTROL_1 0x6
  84. #define ISP1301_I2C_OTG_CONTROL_2 0x10
  85. #define ISP1301_I2C_INTERRUPT_SOURCE 0x8
  86. #define ISP1301_I2C_INTERRUPT_LATCH 0xA
  87. #define ISP1301_I2C_INTERRUPT_FALLING 0xC
  88. #define ISP1301_I2C_INTERRUPT_RISING 0xE
  89. #define ISP1301_I2C_REG_CLEAR_ADDR 1
  90. /* On LPC32xx, those are undefined */
  91. #ifndef start_int_set_falling_edge
  92. #define start_int_set_falling_edge(irq)
  93. #define start_int_set_rising_edge(irq)
  94. #define start_int_ack(irq)
  95. #define start_int_mask(irq)
  96. #define start_int_umask(irq)
  97. #endif
  98. static struct i2c_driver isp1301_driver;
  99. static struct i2c_client *isp1301_i2c_client;
  100. extern int usb_disabled(void);
  101. extern int ocpi_enable(void);
  102. static struct clk *usb_clk;
  103. static const unsigned short normal_i2c[] =
  104. { ISP1301_I2C_ADDR, ISP1301_I2C_ADDR + 1, I2C_CLIENT_END };
  105. static int isp1301_probe(struct i2c_client *client,
  106. const struct i2c_device_id *id)
  107. {
  108. return 0;
  109. }
  110. static int isp1301_remove(struct i2c_client *client)
  111. {
  112. return 0;
  113. }
  114. static const struct i2c_device_id isp1301_id[] = {
  115. { "isp1301_nxp", 0 },
  116. { }
  117. };
  118. static struct i2c_driver isp1301_driver = {
  119. .driver = {
  120. .name = "isp1301_nxp",
  121. },
  122. .probe = isp1301_probe,
  123. .remove = isp1301_remove,
  124. .id_table = isp1301_id,
  125. };
  126. static void isp1301_configure_pnx4008(void)
  127. {
  128. /* PNX4008 only supports DAT_SE0 USB mode */
  129. /* PNX4008 R2A requires setting the MAX603 to output 3.6V */
  130. /* Power up externel charge-pump */
  131. i2c_smbus_write_byte_data(isp1301_i2c_client,
  132. ISP1301_I2C_MODE_CONTROL_1, MC1_DAT_SE0 | MC1_SPEED_REG);
  133. i2c_smbus_write_byte_data(isp1301_i2c_client,
  134. ISP1301_I2C_MODE_CONTROL_1 | ISP1301_I2C_REG_CLEAR_ADDR,
  135. ~(MC1_DAT_SE0 | MC1_SPEED_REG));
  136. i2c_smbus_write_byte_data(isp1301_i2c_client,
  137. ISP1301_I2C_MODE_CONTROL_2,
  138. MC2_BI_DI | MC2_PSW_EN | MC2_SPD_SUSP_CTRL);
  139. i2c_smbus_write_byte_data(isp1301_i2c_client,
  140. ISP1301_I2C_MODE_CONTROL_2 | ISP1301_I2C_REG_CLEAR_ADDR,
  141. ~(MC2_BI_DI | MC2_PSW_EN | MC2_SPD_SUSP_CTRL));
  142. i2c_smbus_write_byte_data(isp1301_i2c_client,
  143. ISP1301_I2C_OTG_CONTROL_1, OTG1_DM_PULLDOWN | OTG1_DP_PULLDOWN);
  144. i2c_smbus_write_byte_data(isp1301_i2c_client,
  145. ISP1301_I2C_OTG_CONTROL_1 | ISP1301_I2C_REG_CLEAR_ADDR,
  146. ~(OTG1_DM_PULLDOWN | OTG1_DP_PULLDOWN));
  147. i2c_smbus_write_byte_data(isp1301_i2c_client,
  148. ISP1301_I2C_INTERRUPT_LATCH | ISP1301_I2C_REG_CLEAR_ADDR, 0xFF);
  149. i2c_smbus_write_byte_data(isp1301_i2c_client,
  150. ISP1301_I2C_INTERRUPT_FALLING | ISP1301_I2C_REG_CLEAR_ADDR,
  151. 0xFF);
  152. i2c_smbus_write_byte_data(isp1301_i2c_client,
  153. ISP1301_I2C_INTERRUPT_RISING | ISP1301_I2C_REG_CLEAR_ADDR,
  154. 0xFF);
  155. }
  156. static void isp1301_configure_lpc32xx(void)
  157. {
  158. /* LPC32XX only supports DAT_SE0 USB mode */
  159. /* This sequence is important */
  160. /* Disable transparent UART mode first */
  161. i2c_smbus_write_byte_data(isp1301_i2c_client,
  162. (ISP1301_I2C_MODE_CONTROL_1 | ISP1301_I2C_REG_CLEAR_ADDR),
  163. MC1_UART_EN);
  164. i2c_smbus_write_byte_data(isp1301_i2c_client,
  165. (ISP1301_I2C_MODE_CONTROL_1 | ISP1301_I2C_REG_CLEAR_ADDR),
  166. ~MC1_SPEED_REG);
  167. i2c_smbus_write_byte_data(isp1301_i2c_client,
  168. ISP1301_I2C_MODE_CONTROL_1, MC1_SPEED_REG);
  169. i2c_smbus_write_byte_data(isp1301_i2c_client,
  170. (ISP1301_I2C_MODE_CONTROL_2 | ISP1301_I2C_REG_CLEAR_ADDR),
  171. ~0);
  172. i2c_smbus_write_byte_data(isp1301_i2c_client,
  173. ISP1301_I2C_MODE_CONTROL_2,
  174. (MC2_BI_DI | MC2_PSW_EN | MC2_SPD_SUSP_CTRL));
  175. i2c_smbus_write_byte_data(isp1301_i2c_client,
  176. (ISP1301_I2C_OTG_CONTROL_1 | ISP1301_I2C_REG_CLEAR_ADDR), ~0);
  177. i2c_smbus_write_byte_data(isp1301_i2c_client,
  178. ISP1301_I2C_MODE_CONTROL_1, MC1_DAT_SE0);
  179. i2c_smbus_write_byte_data(isp1301_i2c_client,
  180. ISP1301_I2C_OTG_CONTROL_1,
  181. (OTG1_DM_PULLDOWN | OTG1_DP_PULLDOWN));
  182. i2c_smbus_write_byte_data(isp1301_i2c_client,
  183. (ISP1301_I2C_OTG_CONTROL_1 | ISP1301_I2C_REG_CLEAR_ADDR),
  184. (OTG1_DM_PULLUP | OTG1_DP_PULLUP));
  185. i2c_smbus_write_byte_data(isp1301_i2c_client,
  186. ISP1301_I2C_INTERRUPT_LATCH | ISP1301_I2C_REG_CLEAR_ADDR, ~0);
  187. i2c_smbus_write_byte_data(isp1301_i2c_client,
  188. ISP1301_I2C_INTERRUPT_FALLING | ISP1301_I2C_REG_CLEAR_ADDR,
  189. ~0);
  190. i2c_smbus_write_byte_data(isp1301_i2c_client,
  191. ISP1301_I2C_INTERRUPT_RISING | ISP1301_I2C_REG_CLEAR_ADDR, ~0);
  192. /* Enable usb_need_clk clock after transceiver is initialized */
  193. __raw_writel((__raw_readl(USB_CTRL) | (1 << 22)), USB_CTRL);
  194. printk(KERN_INFO "ISP1301 Vendor ID : 0x%04x\n",
  195. i2c_smbus_read_word_data(isp1301_i2c_client, 0x00));
  196. printk(KERN_INFO "ISP1301 Product ID : 0x%04x\n",
  197. i2c_smbus_read_word_data(isp1301_i2c_client, 0x02));
  198. printk(KERN_INFO "ISP1301 Version ID : 0x%04x\n",
  199. i2c_smbus_read_word_data(isp1301_i2c_client, 0x14));
  200. }
  201. static void isp1301_configure(void)
  202. {
  203. if (machine_is_pnx4008())
  204. isp1301_configure_pnx4008();
  205. else
  206. isp1301_configure_lpc32xx();
  207. }
  208. static inline void isp1301_vbus_on(void)
  209. {
  210. i2c_smbus_write_byte_data(isp1301_i2c_client, ISP1301_I2C_OTG_CONTROL_1,
  211. OTG1_VBUS_DRV);
  212. }
  213. static inline void isp1301_vbus_off(void)
  214. {
  215. i2c_smbus_write_byte_data(isp1301_i2c_client,
  216. ISP1301_I2C_OTG_CONTROL_1 | ISP1301_I2C_REG_CLEAR_ADDR,
  217. OTG1_VBUS_DRV);
  218. }
  219. static void nxp_start_hc(void)
  220. {
  221. unsigned long tmp = __raw_readl(USB_OTG_STAT_CONTROL) | HOST_EN;
  222. __raw_writel(tmp, USB_OTG_STAT_CONTROL);
  223. isp1301_vbus_on();
  224. }
  225. static void nxp_stop_hc(void)
  226. {
  227. unsigned long tmp;
  228. isp1301_vbus_off();
  229. tmp = __raw_readl(USB_OTG_STAT_CONTROL) & ~HOST_EN;
  230. __raw_writel(tmp, USB_OTG_STAT_CONTROL);
  231. }
  232. static int __devinit ohci_nxp_start(struct usb_hcd *hcd)
  233. {
  234. struct ohci_hcd *ohci = hcd_to_ohci(hcd);
  235. int ret;
  236. if ((ret = ohci_init(ohci)) < 0)
  237. return ret;
  238. if ((ret = ohci_run(ohci)) < 0) {
  239. dev_err(hcd->self.controller, "can't start\n");
  240. ohci_stop(hcd);
  241. return ret;
  242. }
  243. return 0;
  244. }
  245. static const struct hc_driver ohci_nxp_hc_driver = {
  246. .description = hcd_name,
  247. .product_desc = "nxp OHCI",
  248. /*
  249. * generic hardware linkage
  250. */
  251. .irq = ohci_irq,
  252. .flags = HCD_USB11 | HCD_MEMORY,
  253. .hcd_priv_size = sizeof(struct ohci_hcd),
  254. /*
  255. * basic lifecycle operations
  256. */
  257. .start = ohci_nxp_start,
  258. .stop = ohci_stop,
  259. .shutdown = ohci_shutdown,
  260. /*
  261. * managing i/o requests and associated device resources
  262. */
  263. .urb_enqueue = ohci_urb_enqueue,
  264. .urb_dequeue = ohci_urb_dequeue,
  265. .endpoint_disable = ohci_endpoint_disable,
  266. /*
  267. * scheduling support
  268. */
  269. .get_frame_number = ohci_get_frame,
  270. /*
  271. * root hub support
  272. */
  273. .hub_status_data = ohci_hub_status_data,
  274. .hub_control = ohci_hub_control,
  275. #ifdef CONFIG_PM
  276. .bus_suspend = ohci_bus_suspend,
  277. .bus_resume = ohci_bus_resume,
  278. #endif
  279. .start_port_reset = ohci_start_port_reset,
  280. };
  281. #define USB_CLOCK_MASK (AHB_M_CLOCK_ON| OTG_CLOCK_ON | HOST_CLOCK_ON | I2C_CLOCK_ON)
  282. static void nxp_set_usb_bits(void)
  283. {
  284. if (machine_is_pnx4008()) {
  285. start_int_set_falling_edge(SE_USB_OTG_ATX_INT_N);
  286. start_int_ack(SE_USB_OTG_ATX_INT_N);
  287. start_int_umask(SE_USB_OTG_ATX_INT_N);
  288. start_int_set_rising_edge(SE_USB_OTG_TIMER_INT);
  289. start_int_ack(SE_USB_OTG_TIMER_INT);
  290. start_int_umask(SE_USB_OTG_TIMER_INT);
  291. start_int_set_rising_edge(SE_USB_I2C_INT);
  292. start_int_ack(SE_USB_I2C_INT);
  293. start_int_umask(SE_USB_I2C_INT);
  294. start_int_set_rising_edge(SE_USB_INT);
  295. start_int_ack(SE_USB_INT);
  296. start_int_umask(SE_USB_INT);
  297. start_int_set_rising_edge(SE_USB_NEED_CLK_INT);
  298. start_int_ack(SE_USB_NEED_CLK_INT);
  299. start_int_umask(SE_USB_NEED_CLK_INT);
  300. start_int_set_rising_edge(SE_USB_AHB_NEED_CLK_INT);
  301. start_int_ack(SE_USB_AHB_NEED_CLK_INT);
  302. start_int_umask(SE_USB_AHB_NEED_CLK_INT);
  303. }
  304. }
  305. static void nxp_unset_usb_bits(void)
  306. {
  307. if (machine_is_pnx4008()) {
  308. start_int_mask(SE_USB_OTG_ATX_INT_N);
  309. start_int_mask(SE_USB_OTG_TIMER_INT);
  310. start_int_mask(SE_USB_I2C_INT);
  311. start_int_mask(SE_USB_INT);
  312. start_int_mask(SE_USB_NEED_CLK_INT);
  313. start_int_mask(SE_USB_AHB_NEED_CLK_INT);
  314. }
  315. }
  316. static int __devinit usb_hcd_nxp_probe(struct platform_device *pdev)
  317. {
  318. struct usb_hcd *hcd = 0;
  319. struct ohci_hcd *ohci;
  320. const struct hc_driver *driver = &ohci_nxp_hc_driver;
  321. struct i2c_adapter *i2c_adap;
  322. struct i2c_board_info i2c_info;
  323. int ret = 0, irq;
  324. dev_dbg(&pdev->dev, "%s: " DRIVER_DESC " (nxp)\n", hcd_name);
  325. if (usb_disabled()) {
  326. err("USB is disabled");
  327. ret = -ENODEV;
  328. goto out;
  329. }
  330. if (pdev->num_resources != 2
  331. || pdev->resource[0].flags != IORESOURCE_MEM
  332. || pdev->resource[1].flags != IORESOURCE_IRQ) {
  333. err("Invalid resource configuration");
  334. ret = -ENODEV;
  335. goto out;
  336. }
  337. /* Enable AHB slave USB clock, needed for further USB clock control */
  338. __raw_writel(USB_SLAVE_HCLK_EN | (1 << 19), USB_CTRL);
  339. ret = i2c_add_driver(&isp1301_driver);
  340. if (ret < 0) {
  341. err("failed to add ISP1301 driver");
  342. goto out;
  343. }
  344. i2c_adap = i2c_get_adapter(2);
  345. memset(&i2c_info, 0, sizeof(struct i2c_board_info));
  346. strlcpy(i2c_info.type, "isp1301_nxp", I2C_NAME_SIZE);
  347. isp1301_i2c_client = i2c_new_probed_device(i2c_adap, &i2c_info,
  348. normal_i2c, NULL);
  349. i2c_put_adapter(i2c_adap);
  350. if (!isp1301_i2c_client) {
  351. err("failed to connect I2C to ISP1301 USB Transceiver");
  352. ret = -ENODEV;
  353. goto out_i2c_driver;
  354. }
  355. isp1301_configure();
  356. /* Enable USB PLL */
  357. usb_clk = clk_get(&pdev->dev, "ck_pll5");
  358. if (IS_ERR(usb_clk)) {
  359. err("failed to acquire USB PLL");
  360. ret = PTR_ERR(usb_clk);
  361. goto out1;
  362. }
  363. ret = clk_enable(usb_clk);
  364. if (ret < 0) {
  365. err("failed to start USB PLL");
  366. goto out2;
  367. }
  368. ret = clk_set_rate(usb_clk, 48000);
  369. if (ret < 0) {
  370. err("failed to set USB clock rate");
  371. goto out3;
  372. }
  373. __raw_writel(__raw_readl(USB_CTRL) | USB_HOST_NEED_CLK_EN, USB_CTRL);
  374. /* Set to enable all needed USB clocks */
  375. __raw_writel(USB_CLOCK_MASK, USB_OTG_CLK_CTRL);
  376. while ((__raw_readl(USB_OTG_CLK_STAT) & USB_CLOCK_MASK) !=
  377. USB_CLOCK_MASK) ;
  378. hcd = usb_create_hcd (driver, &pdev->dev, dev_name(&pdev->dev));
  379. if (!hcd) {
  380. err("Failed to allocate HC buffer");
  381. ret = -ENOMEM;
  382. goto out3;
  383. }
  384. /* Set all USB bits in the Start Enable register */
  385. nxp_set_usb_bits();
  386. hcd->rsrc_start = pdev->resource[0].start;
  387. hcd->rsrc_len = pdev->resource[0].end - pdev->resource[0].start + 1;
  388. if (!request_mem_region(hcd->rsrc_start, hcd->rsrc_len, hcd_name)) {
  389. dev_dbg(&pdev->dev, "request_mem_region failed\n");
  390. ret = -ENOMEM;
  391. goto out4;
  392. }
  393. hcd->regs = (void __iomem *)pdev->resource[0].start;
  394. irq = platform_get_irq(pdev, 0);
  395. if (irq < 0) {
  396. ret = -ENXIO;
  397. goto out4;
  398. }
  399. nxp_start_hc();
  400. platform_set_drvdata(pdev, hcd);
  401. ohci = hcd_to_ohci(hcd);
  402. ohci_hcd_init(ohci);
  403. dev_info(&pdev->dev, "at 0x%pK, irq %d\n", hcd->regs, hcd->irq);
  404. ret = usb_add_hcd(hcd, irq, 0);
  405. if (ret == 0)
  406. return ret;
  407. nxp_stop_hc();
  408. out4:
  409. nxp_unset_usb_bits();
  410. usb_put_hcd(hcd);
  411. out3:
  412. clk_disable(usb_clk);
  413. out2:
  414. clk_put(usb_clk);
  415. out1:
  416. i2c_unregister_device(isp1301_i2c_client);
  417. isp1301_i2c_client = NULL;
  418. out_i2c_driver:
  419. i2c_del_driver(&isp1301_driver);
  420. out:
  421. return ret;
  422. }
  423. static int usb_hcd_nxp_remove(struct platform_device *pdev)
  424. {
  425. struct usb_hcd *hcd = platform_get_drvdata(pdev);
  426. usb_remove_hcd(hcd);
  427. nxp_stop_hc();
  428. release_mem_region(hcd->rsrc_start, hcd->rsrc_len);
  429. usb_put_hcd(hcd);
  430. nxp_unset_usb_bits();
  431. clk_disable(usb_clk);
  432. clk_put(usb_clk);
  433. i2c_unregister_device(isp1301_i2c_client);
  434. isp1301_i2c_client = NULL;
  435. i2c_del_driver(&isp1301_driver);
  436. platform_set_drvdata(pdev, NULL);
  437. return 0;
  438. }
  439. /* work with hotplug and coldplug */
  440. MODULE_ALIAS("platform:usb-ohci");
  441. static struct platform_driver usb_hcd_nxp_driver = {
  442. .driver = {
  443. .name = "usb-ohci",
  444. .owner = THIS_MODULE,
  445. },
  446. .probe = usb_hcd_nxp_probe,
  447. .remove = usb_hcd_nxp_remove,
  448. };