pata_cs5520.c 8.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324
  1. /*
  2. * IDE tuning and bus mastering support for the CS5510/CS5520
  3. * chipsets
  4. *
  5. * The CS5510/CS5520 are slightly unusual devices. Unlike the
  6. * typical IDE controllers they do bus mastering with the drive in
  7. * PIO mode and smarter silicon.
  8. *
  9. * The practical upshot of this is that we must always tune the
  10. * drive for the right PIO mode. We must also ignore all the blacklists
  11. * and the drive bus mastering DMA information. Also to confuse matters
  12. * further we can do DMA on PIO only drives.
  13. *
  14. * DMA on the 5510 also requires we disable_hlt() during DMA on early
  15. * revisions.
  16. *
  17. * *** This driver is strictly experimental ***
  18. *
  19. * (c) Copyright Red Hat Inc 2002
  20. *
  21. * This program is free software; you can redistribute it and/or modify it
  22. * under the terms of the GNU General Public License as published by the
  23. * Free Software Foundation; either version 2, or (at your option) any
  24. * later version.
  25. *
  26. * This program is distributed in the hope that it will be useful, but
  27. * WITHOUT ANY WARRANTY; without even the implied warranty of
  28. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
  29. * General Public License for more details.
  30. *
  31. * Documentation:
  32. * Not publicly available.
  33. */
  34. #include <linux/kernel.h>
  35. #include <linux/module.h>
  36. #include <linux/pci.h>
  37. #include <linux/init.h>
  38. #include <linux/blkdev.h>
  39. #include <linux/delay.h>
  40. #include <scsi/scsi_host.h>
  41. #include <linux/libata.h>
  42. #define DRV_NAME "pata_cs5520"
  43. #define DRV_VERSION "0.6.6"
  44. struct pio_clocks
  45. {
  46. int address;
  47. int assert;
  48. int recovery;
  49. };
  50. static const struct pio_clocks cs5520_pio_clocks[]={
  51. {3, 6, 11},
  52. {2, 5, 6},
  53. {1, 4, 3},
  54. {1, 3, 2},
  55. {1, 2, 1}
  56. };
  57. /**
  58. * cs5520_set_timings - program PIO timings
  59. * @ap: ATA port
  60. * @adev: ATA device
  61. *
  62. * Program the PIO mode timings for the controller according to the pio
  63. * clocking table.
  64. */
  65. static void cs5520_set_timings(struct ata_port *ap, struct ata_device *adev, int pio)
  66. {
  67. struct pci_dev *pdev = to_pci_dev(ap->host->dev);
  68. int slave = adev->devno;
  69. pio -= XFER_PIO_0;
  70. /* Channel command timing */
  71. pci_write_config_byte(pdev, 0x62 + ap->port_no,
  72. (cs5520_pio_clocks[pio].recovery << 4) |
  73. (cs5520_pio_clocks[pio].assert));
  74. /* FIXME: should these use address ? */
  75. /* Read command timing */
  76. pci_write_config_byte(pdev, 0x64 + 4*ap->port_no + slave,
  77. (cs5520_pio_clocks[pio].recovery << 4) |
  78. (cs5520_pio_clocks[pio].assert));
  79. /* Write command timing */
  80. pci_write_config_byte(pdev, 0x66 + 4*ap->port_no + slave,
  81. (cs5520_pio_clocks[pio].recovery << 4) |
  82. (cs5520_pio_clocks[pio].assert));
  83. }
  84. /**
  85. * cs5520_set_piomode - program PIO timings
  86. * @ap: ATA port
  87. * @adev: ATA device
  88. *
  89. * Program the PIO mode timings for the controller according to the pio
  90. * clocking table.
  91. */
  92. static void cs5520_set_piomode(struct ata_port *ap, struct ata_device *adev)
  93. {
  94. cs5520_set_timings(ap, adev, adev->pio_mode);
  95. }
  96. static struct scsi_host_template cs5520_sht = {
  97. ATA_BMDMA_SHT(DRV_NAME),
  98. .sg_tablesize = LIBATA_DUMB_MAX_PRD,
  99. };
  100. static struct ata_port_operations cs5520_port_ops = {
  101. .inherits = &ata_bmdma_port_ops,
  102. .qc_prep = ata_bmdma_dumb_qc_prep,
  103. .cable_detect = ata_cable_40wire,
  104. .set_piomode = cs5520_set_piomode,
  105. };
  106. static int __devinit cs5520_init_one(struct pci_dev *pdev, const struct pci_device_id *id)
  107. {
  108. static const unsigned int cmd_port[] = { 0x1F0, 0x170 };
  109. static const unsigned int ctl_port[] = { 0x3F6, 0x376 };
  110. struct ata_port_info pi = {
  111. .flags = ATA_FLAG_SLAVE_POSS,
  112. .pio_mask = ATA_PIO4,
  113. .port_ops = &cs5520_port_ops,
  114. };
  115. const struct ata_port_info *ppi[2];
  116. u8 pcicfg;
  117. void __iomem *iomap[5];
  118. struct ata_host *host;
  119. struct ata_ioports *ioaddr;
  120. int i, rc;
  121. rc = pcim_enable_device(pdev);
  122. if (rc)
  123. return rc;
  124. /* IDE port enable bits */
  125. pci_read_config_byte(pdev, 0x60, &pcicfg);
  126. /* Check if the ATA ports are enabled */
  127. if ((pcicfg & 3) == 0)
  128. return -ENODEV;
  129. ppi[0] = ppi[1] = &ata_dummy_port_info;
  130. if (pcicfg & 1)
  131. ppi[0] = &pi;
  132. if (pcicfg & 2)
  133. ppi[1] = &pi;
  134. if ((pcicfg & 0x40) == 0) {
  135. dev_warn(&pdev->dev, "DMA mode disabled. Enabling.\n");
  136. pci_write_config_byte(pdev, 0x60, pcicfg | 0x40);
  137. }
  138. pi.mwdma_mask = id->driver_data;
  139. host = ata_host_alloc_pinfo(&pdev->dev, ppi, 2);
  140. if (!host)
  141. return -ENOMEM;
  142. /* Perform set up for DMA */
  143. if (pci_enable_device_io(pdev)) {
  144. printk(KERN_ERR DRV_NAME ": unable to configure BAR2.\n");
  145. return -ENODEV;
  146. }
  147. if (pci_set_dma_mask(pdev, DMA_BIT_MASK(32))) {
  148. printk(KERN_ERR DRV_NAME ": unable to configure DMA mask.\n");
  149. return -ENODEV;
  150. }
  151. if (pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32))) {
  152. printk(KERN_ERR DRV_NAME ": unable to configure consistent DMA mask.\n");
  153. return -ENODEV;
  154. }
  155. /* Map IO ports and initialize host accordingly */
  156. iomap[0] = devm_ioport_map(&pdev->dev, cmd_port[0], 8);
  157. iomap[1] = devm_ioport_map(&pdev->dev, ctl_port[0], 1);
  158. iomap[2] = devm_ioport_map(&pdev->dev, cmd_port[1], 8);
  159. iomap[3] = devm_ioport_map(&pdev->dev, ctl_port[1], 1);
  160. iomap[4] = pcim_iomap(pdev, 2, 0);
  161. if (!iomap[0] || !iomap[1] || !iomap[2] || !iomap[3] || !iomap[4])
  162. return -ENOMEM;
  163. ioaddr = &host->ports[0]->ioaddr;
  164. ioaddr->cmd_addr = iomap[0];
  165. ioaddr->ctl_addr = iomap[1];
  166. ioaddr->altstatus_addr = iomap[1];
  167. ioaddr->bmdma_addr = iomap[4];
  168. ata_sff_std_ports(ioaddr);
  169. ata_port_desc(host->ports[0],
  170. "cmd 0x%x ctl 0x%x", cmd_port[0], ctl_port[0]);
  171. ata_port_pbar_desc(host->ports[0], 4, 0, "bmdma");
  172. ioaddr = &host->ports[1]->ioaddr;
  173. ioaddr->cmd_addr = iomap[2];
  174. ioaddr->ctl_addr = iomap[3];
  175. ioaddr->altstatus_addr = iomap[3];
  176. ioaddr->bmdma_addr = iomap[4] + 8;
  177. ata_sff_std_ports(ioaddr);
  178. ata_port_desc(host->ports[1],
  179. "cmd 0x%x ctl 0x%x", cmd_port[1], ctl_port[1]);
  180. ata_port_pbar_desc(host->ports[1], 4, 8, "bmdma");
  181. /* activate the host */
  182. pci_set_master(pdev);
  183. rc = ata_host_start(host);
  184. if (rc)
  185. return rc;
  186. for (i = 0; i < 2; i++) {
  187. static const int irq[] = { 14, 15 };
  188. struct ata_port *ap = host->ports[i];
  189. if (ata_port_is_dummy(ap))
  190. continue;
  191. rc = devm_request_irq(&pdev->dev, irq[ap->port_no],
  192. ata_bmdma_interrupt, 0, DRV_NAME, host);
  193. if (rc)
  194. return rc;
  195. ata_port_desc(ap, "irq %d", irq[i]);
  196. }
  197. return ata_host_register(host, &cs5520_sht);
  198. }
  199. #ifdef CONFIG_PM
  200. /**
  201. * cs5520_reinit_one - device resume
  202. * @pdev: PCI device
  203. *
  204. * Do any reconfiguration work needed by a resume from RAM. We need
  205. * to restore DMA mode support on BIOSen which disabled it
  206. */
  207. static int cs5520_reinit_one(struct pci_dev *pdev)
  208. {
  209. struct ata_host *host = dev_get_drvdata(&pdev->dev);
  210. u8 pcicfg;
  211. int rc;
  212. rc = ata_pci_device_do_resume(pdev);
  213. if (rc)
  214. return rc;
  215. pci_read_config_byte(pdev, 0x60, &pcicfg);
  216. if ((pcicfg & 0x40) == 0)
  217. pci_write_config_byte(pdev, 0x60, pcicfg | 0x40);
  218. ata_host_resume(host);
  219. return 0;
  220. }
  221. /**
  222. * cs5520_pci_device_suspend - device suspend
  223. * @pdev: PCI device
  224. *
  225. * We have to cut and waste bits from the standard method because
  226. * the 5520 is a bit odd and not just a pure ATA device. As a result
  227. * we must not disable it. The needed code is short and this avoids
  228. * chip specific mess in the core code.
  229. */
  230. static int cs5520_pci_device_suspend(struct pci_dev *pdev, pm_message_t mesg)
  231. {
  232. struct ata_host *host = dev_get_drvdata(&pdev->dev);
  233. int rc = 0;
  234. rc = ata_host_suspend(host, mesg);
  235. if (rc)
  236. return rc;
  237. pci_save_state(pdev);
  238. return 0;
  239. }
  240. #endif /* CONFIG_PM */
  241. /* For now keep DMA off. We can set it for all but A rev CS5510 once the
  242. core ATA code can handle it */
  243. static const struct pci_device_id pata_cs5520[] = {
  244. { PCI_VDEVICE(CYRIX, PCI_DEVICE_ID_CYRIX_5510), },
  245. { PCI_VDEVICE(CYRIX, PCI_DEVICE_ID_CYRIX_5520), },
  246. { },
  247. };
  248. static struct pci_driver cs5520_pci_driver = {
  249. .name = DRV_NAME,
  250. .id_table = pata_cs5520,
  251. .probe = cs5520_init_one,
  252. .remove = ata_pci_remove_one,
  253. #ifdef CONFIG_PM
  254. .suspend = cs5520_pci_device_suspend,
  255. .resume = cs5520_reinit_one,
  256. #endif
  257. };
  258. static int __init cs5520_init(void)
  259. {
  260. return pci_register_driver(&cs5520_pci_driver);
  261. }
  262. static void __exit cs5520_exit(void)
  263. {
  264. pci_unregister_driver(&cs5520_pci_driver);
  265. }
  266. MODULE_AUTHOR("Alan Cox");
  267. MODULE_DESCRIPTION("low-level driver for Cyrix CS5510/5520");
  268. MODULE_LICENSE("GPL");
  269. MODULE_DEVICE_TABLE(pci, pata_cs5520);
  270. MODULE_VERSION(DRV_VERSION);
  271. module_init(cs5520_init);
  272. module_exit(cs5520_exit);