mv88e6xxx.h 2.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899
  1. /*
  2. * net/dsa/mv88e6xxx.h - Marvell 88e6xxx switch chip support
  3. * Copyright (c) 2008 Marvell Semiconductor
  4. *
  5. * This program is free software; you can redistribute it and/or modify
  6. * it under the terms of the GNU General Public License as published by
  7. * the Free Software Foundation; either version 2 of the License, or
  8. * (at your option) any later version.
  9. */
  10. #ifndef __MV88E6XXX_H
  11. #define __MV88E6XXX_H
  12. #define REG_PORT(p) (0x10 + (p))
  13. #define REG_GLOBAL 0x1b
  14. #define REG_GLOBAL2 0x1c
  15. struct mv88e6xxx_priv_state {
  16. /*
  17. * When using multi-chip addressing, this mutex protects
  18. * access to the indirect access registers. (In single-chip
  19. * mode, this mutex is effectively useless.)
  20. */
  21. struct mutex smi_mutex;
  22. #ifdef CONFIG_NET_DSA_MV88E6XXX_NEED_PPU
  23. /*
  24. * Handles automatic disabling and re-enabling of the PHY
  25. * polling unit.
  26. */
  27. struct mutex ppu_mutex;
  28. int ppu_disabled;
  29. struct work_struct ppu_work;
  30. struct timer_list ppu_timer;
  31. #endif
  32. /*
  33. * This mutex serialises access to the statistics unit.
  34. * Hold this mutex over snapshot + dump sequences.
  35. */
  36. struct mutex stats_mutex;
  37. int id; /* switch product id */
  38. };
  39. struct mv88e6xxx_hw_stat {
  40. char string[ETH_GSTRING_LEN];
  41. int sizeof_stat;
  42. int reg;
  43. };
  44. int __mv88e6xxx_reg_read(struct mii_bus *bus, int sw_addr, int addr, int reg);
  45. int mv88e6xxx_reg_read(struct dsa_switch *ds, int addr, int reg);
  46. int __mv88e6xxx_reg_write(struct mii_bus *bus, int sw_addr, int addr,
  47. int reg, u16 val);
  48. int mv88e6xxx_reg_write(struct dsa_switch *ds, int addr, int reg, u16 val);
  49. int mv88e6xxx_config_prio(struct dsa_switch *ds);
  50. int mv88e6xxx_set_addr_direct(struct dsa_switch *ds, u8 *addr);
  51. int mv88e6xxx_set_addr_indirect(struct dsa_switch *ds, u8 *addr);
  52. int mv88e6xxx_phy_read(struct dsa_switch *ds, int addr, int regnum);
  53. int mv88e6xxx_phy_write(struct dsa_switch *ds, int addr, int regnum, u16 val);
  54. void mv88e6xxx_ppu_state_init(struct dsa_switch *ds);
  55. int mv88e6xxx_phy_read_ppu(struct dsa_switch *ds, int addr, int regnum);
  56. int mv88e6xxx_phy_write_ppu(struct dsa_switch *ds, int addr,
  57. int regnum, u16 val);
  58. void mv88e6xxx_poll_link(struct dsa_switch *ds);
  59. void mv88e6xxx_get_strings(struct dsa_switch *ds,
  60. int nr_stats, struct mv88e6xxx_hw_stat *stats,
  61. int port, uint8_t *data);
  62. void mv88e6xxx_get_ethtool_stats(struct dsa_switch *ds,
  63. int nr_stats, struct mv88e6xxx_hw_stat *stats,
  64. int port, uint64_t *data);
  65. extern struct dsa_switch_driver mv88e6131_switch_driver;
  66. extern struct dsa_switch_driver mv88e6123_61_65_switch_driver;
  67. #define REG_READ(addr, reg) \
  68. ({ \
  69. int __ret; \
  70. \
  71. __ret = mv88e6xxx_reg_read(ds, addr, reg); \
  72. if (__ret < 0) \
  73. return __ret; \
  74. __ret; \
  75. })
  76. #define REG_WRITE(addr, reg, val) \
  77. ({ \
  78. int __ret; \
  79. \
  80. __ret = mv88e6xxx_reg_write(ds, addr, reg, val); \
  81. if (__ret < 0) \
  82. return __ret; \
  83. })
  84. #endif