peak_pcmcia.c 18 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754
  1. /*
  2. * Copyright (C) 2010-2012 Stephane Grosjean <s.grosjean@peak-system.com>
  3. *
  4. * CAN driver for PEAK-System PCAN-PC Card
  5. * Derived from the PCAN project file driver/src/pcan_pccard.c
  6. * Copyright (C) 2006-2010 PEAK System-Technik GmbH
  7. *
  8. * This program is free software; you can redistribute it and/or modify
  9. * it under the terms of the version 2 of the GNU General Public License
  10. * as published by the Free Software Foundation
  11. *
  12. * This program is distributed in the hope that it will be useful,
  13. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  14. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  15. * GNU General Public License for more details.
  16. */
  17. #include <linux/kernel.h>
  18. #include <linux/module.h>
  19. #include <linux/interrupt.h>
  20. #include <linux/netdevice.h>
  21. #include <linux/delay.h>
  22. #include <linux/timer.h>
  23. #include <linux/io.h>
  24. #include <pcmcia/cistpl.h>
  25. #include <pcmcia/ds.h>
  26. #include <linux/can.h>
  27. #include <linux/can/dev.h>
  28. #include "sja1000.h"
  29. MODULE_AUTHOR("Stephane Grosjean <s.grosjean@peak-system.com>");
  30. MODULE_DESCRIPTION("CAN driver for PEAK-System PCAN-PC Cards");
  31. MODULE_LICENSE("GPL v2");
  32. MODULE_SUPPORTED_DEVICE("PEAK PCAN-PC Card");
  33. /* PEAK-System PCMCIA driver name */
  34. #define PCC_NAME "peak_pcmcia"
  35. #define PCC_CHAN_MAX 2
  36. #define PCC_CAN_CLOCK (16000000 / 2)
  37. #define PCC_MANF_ID 0x0377
  38. #define PCC_CARD_ID 0x0001
  39. #define PCC_CHAN_SIZE 0x20
  40. #define PCC_CHAN_OFF(c) ((c) * PCC_CHAN_SIZE)
  41. #define PCC_COMN_OFF (PCC_CHAN_OFF(PCC_CHAN_MAX))
  42. #define PCC_COMN_SIZE 0x40
  43. /* common area registers */
  44. #define PCC_CCR 0x00
  45. #define PCC_CSR 0x02
  46. #define PCC_CPR 0x04
  47. #define PCC_SPI_DIR 0x06
  48. #define PCC_SPI_DOR 0x08
  49. #define PCC_SPI_ADR 0x0a
  50. #define PCC_SPI_IR 0x0c
  51. #define PCC_FW_MAJOR 0x10
  52. #define PCC_FW_MINOR 0x12
  53. /* CCR bits */
  54. #define PCC_CCR_CLK_16 0x00
  55. #define PCC_CCR_CLK_10 0x01
  56. #define PCC_CCR_CLK_21 0x02
  57. #define PCC_CCR_CLK_8 0x03
  58. #define PCC_CCR_CLK_MASK PCC_CCR_CLK_8
  59. #define PCC_CCR_RST_CHAN(c) (0x01 << ((c) + 2))
  60. #define PCC_CCR_RST_ALL (PCC_CCR_RST_CHAN(0) | PCC_CCR_RST_CHAN(1))
  61. #define PCC_CCR_RST_MASK PCC_CCR_RST_ALL
  62. /* led selection bits */
  63. #define PCC_LED(c) (1 << (c))
  64. #define PCC_LED_ALL (PCC_LED(0) | PCC_LED(1))
  65. /* led state value */
  66. #define PCC_LED_ON 0x00
  67. #define PCC_LED_FAST 0x01
  68. #define PCC_LED_SLOW 0x02
  69. #define PCC_LED_OFF 0x03
  70. #define PCC_CCR_LED_CHAN(s, c) ((s) << (((c) + 2) << 1))
  71. #define PCC_CCR_LED_ON_CHAN(c) PCC_CCR_LED_CHAN(PCC_LED_ON, c)
  72. #define PCC_CCR_LED_FAST_CHAN(c) PCC_CCR_LED_CHAN(PCC_LED_FAST, c)
  73. #define PCC_CCR_LED_SLOW_CHAN(c) PCC_CCR_LED_CHAN(PCC_LED_SLOW, c)
  74. #define PCC_CCR_LED_OFF_CHAN(c) PCC_CCR_LED_CHAN(PCC_LED_OFF, c)
  75. #define PCC_CCR_LED_MASK_CHAN(c) PCC_CCR_LED_OFF_CHAN(c)
  76. #define PCC_CCR_LED_OFF_ALL (PCC_CCR_LED_OFF_CHAN(0) | \
  77. PCC_CCR_LED_OFF_CHAN(1))
  78. #define PCC_CCR_LED_MASK PCC_CCR_LED_OFF_ALL
  79. #define PCC_CCR_INIT (PCC_CCR_CLK_16 | PCC_CCR_RST_ALL | PCC_CCR_LED_OFF_ALL)
  80. /* CSR bits */
  81. #define PCC_CSR_SPI_BUSY 0x04
  82. /* time waiting for SPI busy (prevent from infinite loop) */
  83. #define PCC_SPI_MAX_BUSY_WAIT_MS 3
  84. /* max count of reading the SPI status register waiting for a change */
  85. /* (prevent from infinite loop) */
  86. #define PCC_WRITE_MAX_LOOP 1000
  87. /* max nb of int handled by that isr in one shot (prevent from infinite loop) */
  88. #define PCC_ISR_MAX_LOOP 10
  89. /* EEPROM chip instruction set */
  90. /* note: EEPROM Read/Write instructions include A8 bit */
  91. #define PCC_EEP_WRITE(a) (0x02 | (((a) & 0x100) >> 5))
  92. #define PCC_EEP_READ(a) (0x03 | (((a) & 0x100) >> 5))
  93. #define PCC_EEP_WRDI 0x04 /* EEPROM Write Disable */
  94. #define PCC_EEP_RDSR 0x05 /* EEPROM Read Status Register */
  95. #define PCC_EEP_WREN 0x06 /* EEPROM Write Enable */
  96. /* EEPROM Status Register bits */
  97. #define PCC_EEP_SR_WEN 0x02 /* EEPROM SR Write Enable bit */
  98. #define PCC_EEP_SR_WIP 0x01 /* EEPROM SR Write In Progress bit */
  99. /*
  100. * The board configuration is probably following:
  101. * RX1 is connected to ground.
  102. * TX1 is not connected.
  103. * CLKO is not connected.
  104. * Setting the OCR register to 0xDA is a good idea.
  105. * This means normal output mode, push-pull and the correct polarity.
  106. */
  107. #define PCC_OCR (OCR_TX0_PUSHPULL | OCR_TX1_PUSHPULL)
  108. /*
  109. * In the CDR register, you should set CBP to 1.
  110. * You will probably also want to set the clock divider value to 7
  111. * (meaning direct oscillator output) because the second SJA1000 chip
  112. * is driven by the first one CLKOUT output.
  113. */
  114. #define PCC_CDR (CDR_CBP | CDR_CLKOUT_MASK)
  115. struct pcan_channel {
  116. struct net_device *netdev;
  117. unsigned long prev_rx_bytes;
  118. unsigned long prev_tx_bytes;
  119. };
  120. /* PCAN-PC Card private structure */
  121. struct pcan_pccard {
  122. struct pcmcia_device *pdev;
  123. int chan_count;
  124. struct pcan_channel channel[PCC_CHAN_MAX];
  125. u8 ccr;
  126. u8 fw_major;
  127. u8 fw_minor;
  128. void __iomem *ioport_addr;
  129. struct timer_list led_timer;
  130. };
  131. static struct pcmcia_device_id pcan_table[] = {
  132. PCMCIA_DEVICE_MANF_CARD(PCC_MANF_ID, PCC_CARD_ID),
  133. PCMCIA_DEVICE_NULL,
  134. };
  135. MODULE_DEVICE_TABLE(pcmcia, pcan_table);
  136. static void pcan_set_leds(struct pcan_pccard *card, u8 mask, u8 state);
  137. /*
  138. * start timer which controls leds state
  139. */
  140. static void pcan_start_led_timer(struct pcan_pccard *card)
  141. {
  142. if (!timer_pending(&card->led_timer))
  143. mod_timer(&card->led_timer, jiffies + HZ);
  144. }
  145. /*
  146. * stop the timer which controls leds state
  147. */
  148. static void pcan_stop_led_timer(struct pcan_pccard *card)
  149. {
  150. del_timer_sync(&card->led_timer);
  151. }
  152. /*
  153. * read a sja1000 register
  154. */
  155. static u8 pcan_read_canreg(const struct sja1000_priv *priv, int port)
  156. {
  157. return ioread8(priv->reg_base + port);
  158. }
  159. /*
  160. * write a sja1000 register
  161. */
  162. static void pcan_write_canreg(const struct sja1000_priv *priv, int port, u8 v)
  163. {
  164. struct pcan_pccard *card = priv->priv;
  165. int c = (priv->reg_base - card->ioport_addr) / PCC_CHAN_SIZE;
  166. /* sja1000 register changes control the leds state */
  167. if (port == REG_MOD)
  168. switch (v) {
  169. case MOD_RM:
  170. /* Reset Mode: set led on */
  171. pcan_set_leds(card, PCC_LED(c), PCC_LED_ON);
  172. break;
  173. case 0x00:
  174. /* Normal Mode: led slow blinking and start led timer */
  175. pcan_set_leds(card, PCC_LED(c), PCC_LED_SLOW);
  176. pcan_start_led_timer(card);
  177. break;
  178. default:
  179. break;
  180. }
  181. iowrite8(v, priv->reg_base + port);
  182. }
  183. /*
  184. * read a register from the common area
  185. */
  186. static u8 pcan_read_reg(struct pcan_pccard *card, int port)
  187. {
  188. return ioread8(card->ioport_addr + PCC_COMN_OFF + port);
  189. }
  190. /*
  191. * write a register into the common area
  192. */
  193. static void pcan_write_reg(struct pcan_pccard *card, int port, u8 v)
  194. {
  195. /* cache ccr value */
  196. if (port == PCC_CCR) {
  197. if (card->ccr == v)
  198. return;
  199. card->ccr = v;
  200. }
  201. iowrite8(v, card->ioport_addr + PCC_COMN_OFF + port);
  202. }
  203. /*
  204. * check whether the card is present by checking its fw version numbers
  205. * against values read at probing time.
  206. */
  207. static inline int pcan_pccard_present(struct pcan_pccard *card)
  208. {
  209. return ((pcan_read_reg(card, PCC_FW_MAJOR) == card->fw_major) &&
  210. (pcan_read_reg(card, PCC_FW_MINOR) == card->fw_minor));
  211. }
  212. /*
  213. * wait for SPI engine while it is busy
  214. */
  215. static int pcan_wait_spi_busy(struct pcan_pccard *card)
  216. {
  217. unsigned long timeout = jiffies +
  218. msecs_to_jiffies(PCC_SPI_MAX_BUSY_WAIT_MS) + 1;
  219. /* be sure to read status at least once after sleeping */
  220. while (pcan_read_reg(card, PCC_CSR) & PCC_CSR_SPI_BUSY) {
  221. if (time_after(jiffies, timeout))
  222. return -EBUSY;
  223. schedule();
  224. }
  225. return 0;
  226. }
  227. /*
  228. * write data in device eeprom
  229. */
  230. static int pcan_write_eeprom(struct pcan_pccard *card, u16 addr, u8 v)
  231. {
  232. u8 status;
  233. int err, i;
  234. /* write instruction enabling write */
  235. pcan_write_reg(card, PCC_SPI_IR, PCC_EEP_WREN);
  236. err = pcan_wait_spi_busy(card);
  237. if (err)
  238. goto we_spi_err;
  239. /* wait until write enabled */
  240. for (i = 0; i < PCC_WRITE_MAX_LOOP; i++) {
  241. /* write instruction reading the status register */
  242. pcan_write_reg(card, PCC_SPI_IR, PCC_EEP_RDSR);
  243. err = pcan_wait_spi_busy(card);
  244. if (err)
  245. goto we_spi_err;
  246. /* get status register value and check write enable bit */
  247. status = pcan_read_reg(card, PCC_SPI_DIR);
  248. if (status & PCC_EEP_SR_WEN)
  249. break;
  250. }
  251. if (i >= PCC_WRITE_MAX_LOOP) {
  252. dev_err(&card->pdev->dev,
  253. "stop waiting to be allowed to write in eeprom\n");
  254. return -EIO;
  255. }
  256. /* set address and data */
  257. pcan_write_reg(card, PCC_SPI_ADR, addr & 0xff);
  258. pcan_write_reg(card, PCC_SPI_DOR, v);
  259. /*
  260. * write instruction with bit[3] set according to address value:
  261. * if addr refers to upper half of the memory array: bit[3] = 1
  262. */
  263. pcan_write_reg(card, PCC_SPI_IR, PCC_EEP_WRITE(addr));
  264. err = pcan_wait_spi_busy(card);
  265. if (err)
  266. goto we_spi_err;
  267. /* wait while write in progress */
  268. for (i = 0; i < PCC_WRITE_MAX_LOOP; i++) {
  269. /* write instruction reading the status register */
  270. pcan_write_reg(card, PCC_SPI_IR, PCC_EEP_RDSR);
  271. err = pcan_wait_spi_busy(card);
  272. if (err)
  273. goto we_spi_err;
  274. /* get status register value and check write in progress bit */
  275. status = pcan_read_reg(card, PCC_SPI_DIR);
  276. if (!(status & PCC_EEP_SR_WIP))
  277. break;
  278. }
  279. if (i >= PCC_WRITE_MAX_LOOP) {
  280. dev_err(&card->pdev->dev,
  281. "stop waiting for write in eeprom to complete\n");
  282. return -EIO;
  283. }
  284. /* write instruction disabling write */
  285. pcan_write_reg(card, PCC_SPI_IR, PCC_EEP_WRDI);
  286. err = pcan_wait_spi_busy(card);
  287. if (err)
  288. goto we_spi_err;
  289. return 0;
  290. we_spi_err:
  291. dev_err(&card->pdev->dev,
  292. "stop waiting (spi engine always busy) err %d\n", err);
  293. return err;
  294. }
  295. static void pcan_set_leds(struct pcan_pccard *card, u8 led_mask, u8 state)
  296. {
  297. u8 ccr = card->ccr;
  298. int i;
  299. for (i = 0; i < card->chan_count; i++)
  300. if (led_mask & PCC_LED(i)) {
  301. /* clear corresponding led bits in ccr */
  302. ccr &= ~PCC_CCR_LED_MASK_CHAN(i);
  303. /* then set new bits */
  304. ccr |= PCC_CCR_LED_CHAN(state, i);
  305. }
  306. /* real write only if something has changed in ccr */
  307. pcan_write_reg(card, PCC_CCR, ccr);
  308. }
  309. /*
  310. * enable/disable CAN connectors power
  311. */
  312. static inline void pcan_set_can_power(struct pcan_pccard *card, int onoff)
  313. {
  314. int err;
  315. err = pcan_write_eeprom(card, 0, !!onoff);
  316. if (err)
  317. dev_err(&card->pdev->dev,
  318. "failed setting power %s to can connectors (err %d)\n",
  319. (onoff) ? "on" : "off", err);
  320. }
  321. /*
  322. * set leds state according to channel activity
  323. */
  324. static void pcan_led_timer(unsigned long arg)
  325. {
  326. struct pcan_pccard *card = (struct pcan_pccard *)arg;
  327. struct net_device *netdev;
  328. int i, up_count = 0;
  329. u8 ccr;
  330. ccr = card->ccr;
  331. for (i = 0; i < card->chan_count; i++) {
  332. /* default is: not configured */
  333. ccr &= ~PCC_CCR_LED_MASK_CHAN(i);
  334. ccr |= PCC_CCR_LED_ON_CHAN(i);
  335. netdev = card->channel[i].netdev;
  336. if (!netdev || !(netdev->flags & IFF_UP))
  337. continue;
  338. up_count++;
  339. /* no activity (but configured) */
  340. ccr &= ~PCC_CCR_LED_MASK_CHAN(i);
  341. ccr |= PCC_CCR_LED_SLOW_CHAN(i);
  342. /* if bytes counters changed, set fast blinking led */
  343. if (netdev->stats.rx_bytes != card->channel[i].prev_rx_bytes) {
  344. card->channel[i].prev_rx_bytes = netdev->stats.rx_bytes;
  345. ccr &= ~PCC_CCR_LED_MASK_CHAN(i);
  346. ccr |= PCC_CCR_LED_FAST_CHAN(i);
  347. }
  348. if (netdev->stats.tx_bytes != card->channel[i].prev_tx_bytes) {
  349. card->channel[i].prev_tx_bytes = netdev->stats.tx_bytes;
  350. ccr &= ~PCC_CCR_LED_MASK_CHAN(i);
  351. ccr |= PCC_CCR_LED_FAST_CHAN(i);
  352. }
  353. }
  354. /* write the new leds state */
  355. pcan_write_reg(card, PCC_CCR, ccr);
  356. /* restart timer (except if no more configured channels) */
  357. if (up_count)
  358. mod_timer(&card->led_timer, jiffies + HZ);
  359. }
  360. /*
  361. * interrupt service routine
  362. */
  363. static irqreturn_t pcan_isr(int irq, void *dev_id)
  364. {
  365. struct pcan_pccard *card = dev_id;
  366. int irq_handled;
  367. /* prevent from infinite loop */
  368. for (irq_handled = 0; irq_handled < PCC_ISR_MAX_LOOP; irq_handled++) {
  369. /* handle shared interrupt and next loop */
  370. int nothing_to_handle = 1;
  371. int i;
  372. /* check interrupt for each channel */
  373. for (i = 0; i < card->chan_count; i++) {
  374. struct net_device *netdev;
  375. /*
  376. * check whether the card is present before calling
  377. * sja1000_interrupt() to speed up hotplug detection
  378. */
  379. if (!pcan_pccard_present(card)) {
  380. /* card unplugged during isr */
  381. return IRQ_NONE;
  382. }
  383. /*
  384. * should check whether all or SJA1000_MAX_IRQ
  385. * interrupts have been handled: loop again to be sure.
  386. */
  387. netdev = card->channel[i].netdev;
  388. if (netdev &&
  389. sja1000_interrupt(irq, netdev) == IRQ_HANDLED)
  390. nothing_to_handle = 0;
  391. }
  392. if (nothing_to_handle)
  393. break;
  394. }
  395. return (irq_handled) ? IRQ_HANDLED : IRQ_NONE;
  396. }
  397. /*
  398. * free all resources used by the channels and switch off leds and can power
  399. */
  400. static void pcan_free_channels(struct pcan_pccard *card)
  401. {
  402. int i;
  403. u8 led_mask = 0;
  404. for (i = 0; i < card->chan_count; i++) {
  405. struct net_device *netdev;
  406. char name[IFNAMSIZ];
  407. led_mask |= PCC_LED(i);
  408. netdev = card->channel[i].netdev;
  409. if (!netdev)
  410. continue;
  411. strncpy(name, netdev->name, IFNAMSIZ);
  412. unregister_sja1000dev(netdev);
  413. free_sja1000dev(netdev);
  414. dev_info(&card->pdev->dev, "%s removed\n", name);
  415. }
  416. /* do it only if device not removed */
  417. if (pcan_pccard_present(card)) {
  418. pcan_set_leds(card, led_mask, PCC_LED_OFF);
  419. pcan_set_can_power(card, 0);
  420. }
  421. }
  422. /*
  423. * check if a CAN controller is present at the specified location
  424. */
  425. static inline int pcan_channel_present(struct sja1000_priv *priv)
  426. {
  427. /* make sure SJA1000 is in reset mode */
  428. pcan_write_canreg(priv, REG_MOD, 1);
  429. pcan_write_canreg(priv, REG_CDR, CDR_PELICAN);
  430. /* read reset-values */
  431. if (pcan_read_canreg(priv, REG_CDR) == CDR_PELICAN)
  432. return 1;
  433. return 0;
  434. }
  435. static int pcan_add_channels(struct pcan_pccard *card)
  436. {
  437. struct pcmcia_device *pdev = card->pdev;
  438. int i, err = 0;
  439. u8 ccr = PCC_CCR_INIT;
  440. /* init common registers (reset channels and leds off) */
  441. card->ccr = ~ccr;
  442. pcan_write_reg(card, PCC_CCR, ccr);
  443. /* wait 2ms before unresetting channels */
  444. mdelay(2);
  445. ccr &= ~PCC_CCR_RST_ALL;
  446. pcan_write_reg(card, PCC_CCR, ccr);
  447. /* create one network device per channel detected */
  448. for (i = 0; i < ARRAY_SIZE(card->channel); i++) {
  449. struct net_device *netdev;
  450. struct sja1000_priv *priv;
  451. netdev = alloc_sja1000dev(0);
  452. if (!netdev) {
  453. err = -ENOMEM;
  454. break;
  455. }
  456. /* update linkages */
  457. priv = netdev_priv(netdev);
  458. priv->priv = card;
  459. SET_NETDEV_DEV(netdev, &pdev->dev);
  460. priv->irq_flags = IRQF_SHARED;
  461. netdev->irq = pdev->irq;
  462. priv->reg_base = card->ioport_addr + PCC_CHAN_OFF(i);
  463. /* check if channel is present */
  464. if (!pcan_channel_present(priv)) {
  465. dev_err(&pdev->dev, "channel %d not present\n", i);
  466. free_sja1000dev(netdev);
  467. continue;
  468. }
  469. priv->read_reg = pcan_read_canreg;
  470. priv->write_reg = pcan_write_canreg;
  471. priv->can.clock.freq = PCC_CAN_CLOCK;
  472. priv->ocr = PCC_OCR;
  473. priv->cdr = PCC_CDR;
  474. /* Neither a slave device distributes the clock */
  475. if (i > 0)
  476. priv->cdr |= CDR_CLK_OFF;
  477. priv->flags |= SJA1000_CUSTOM_IRQ_HANDLER;
  478. /* register SJA1000 device */
  479. err = register_sja1000dev(netdev);
  480. if (err) {
  481. free_sja1000dev(netdev);
  482. continue;
  483. }
  484. card->channel[i].netdev = netdev;
  485. card->chan_count++;
  486. /* set corresponding led on in the new ccr */
  487. ccr &= ~PCC_CCR_LED_OFF_CHAN(i);
  488. dev_info(&pdev->dev,
  489. "%s on channel %d at 0x%p irq %d\n",
  490. netdev->name, i, priv->reg_base, pdev->irq);
  491. }
  492. /* write new ccr (change leds state) */
  493. pcan_write_reg(card, PCC_CCR, ccr);
  494. return err;
  495. }
  496. static int pcan_conf_check(struct pcmcia_device *pdev, void *priv_data)
  497. {
  498. pdev->resource[0]->flags &= ~IO_DATA_PATH_WIDTH;
  499. pdev->resource[0]->flags |= IO_DATA_PATH_WIDTH_8; /* only */
  500. pdev->io_lines = 10;
  501. /* This reserves IO space but doesn't actually enable it */
  502. return pcmcia_request_io(pdev);
  503. }
  504. /*
  505. * free all resources used by the device
  506. */
  507. static void pcan_free(struct pcmcia_device *pdev)
  508. {
  509. struct pcan_pccard *card = pdev->priv;
  510. if (!card)
  511. return;
  512. free_irq(pdev->irq, card);
  513. pcan_stop_led_timer(card);
  514. pcan_free_channels(card);
  515. ioport_unmap(card->ioport_addr);
  516. kfree(card);
  517. pdev->priv = NULL;
  518. }
  519. /*
  520. * setup PCMCIA socket and probe for PEAK-System PC-CARD
  521. */
  522. static int __devinit pcan_probe(struct pcmcia_device *pdev)
  523. {
  524. struct pcan_pccard *card;
  525. int err;
  526. pdev->config_flags |= CONF_ENABLE_IRQ | CONF_AUTO_SET_IO;
  527. err = pcmcia_loop_config(pdev, pcan_conf_check, NULL);
  528. if (err) {
  529. dev_err(&pdev->dev, "pcmcia_loop_config() error %d\n", err);
  530. goto probe_err_1;
  531. }
  532. if (!pdev->irq) {
  533. dev_err(&pdev->dev, "no irq assigned\n");
  534. err = -ENODEV;
  535. goto probe_err_1;
  536. }
  537. err = pcmcia_enable_device(pdev);
  538. if (err) {
  539. dev_err(&pdev->dev, "pcmcia_enable_device failed err=%d\n",
  540. err);
  541. goto probe_err_1;
  542. }
  543. card = kzalloc(sizeof(struct pcan_pccard), GFP_KERNEL);
  544. if (!card) {
  545. dev_err(&pdev->dev, "couldn't allocate card memory\n");
  546. err = -ENOMEM;
  547. goto probe_err_2;
  548. }
  549. card->pdev = pdev;
  550. pdev->priv = card;
  551. /* sja1000 api uses iomem */
  552. card->ioport_addr = ioport_map(pdev->resource[0]->start,
  553. resource_size(pdev->resource[0]));
  554. if (!card->ioport_addr) {
  555. dev_err(&pdev->dev, "couldn't map io port into io memory\n");
  556. err = -ENOMEM;
  557. goto probe_err_3;
  558. }
  559. card->fw_major = pcan_read_reg(card, PCC_FW_MAJOR);
  560. card->fw_minor = pcan_read_reg(card, PCC_FW_MINOR);
  561. /* display board name and firware version */
  562. dev_info(&pdev->dev, "PEAK-System pcmcia card %s fw %d.%d\n",
  563. pdev->prod_id[1] ? pdev->prod_id[1] : "PCAN-PC Card",
  564. card->fw_major, card->fw_minor);
  565. /* detect available channels */
  566. pcan_add_channels(card);
  567. if (!card->chan_count)
  568. goto probe_err_4;
  569. /* init the timer which controls the leds */
  570. init_timer(&card->led_timer);
  571. card->led_timer.function = pcan_led_timer;
  572. card->led_timer.data = (unsigned long)card;
  573. /* request the given irq */
  574. err = request_irq(pdev->irq, &pcan_isr, IRQF_SHARED, PCC_NAME, card);
  575. if (err) {
  576. dev_err(&pdev->dev, "couldn't request irq%d\n", pdev->irq);
  577. goto probe_err_5;
  578. }
  579. /* power on the connectors */
  580. pcan_set_can_power(card, 1);
  581. return 0;
  582. probe_err_5:
  583. /* unregister can devices from network */
  584. pcan_free_channels(card);
  585. probe_err_4:
  586. ioport_unmap(card->ioport_addr);
  587. probe_err_3:
  588. kfree(card);
  589. pdev->priv = NULL;
  590. probe_err_2:
  591. pcmcia_disable_device(pdev);
  592. probe_err_1:
  593. return err;
  594. }
  595. /*
  596. * release claimed resources
  597. */
  598. static void pcan_remove(struct pcmcia_device *pdev)
  599. {
  600. pcan_free(pdev);
  601. pcmcia_disable_device(pdev);
  602. }
  603. static struct pcmcia_driver pcan_driver = {
  604. .name = PCC_NAME,
  605. .probe = pcan_probe,
  606. .remove = pcan_remove,
  607. .id_table = pcan_table,
  608. };
  609. static int __init pcan_init(void)
  610. {
  611. return pcmcia_register_driver(&pcan_driver);
  612. }
  613. module_init(pcan_init);
  614. static void __exit pcan_exit(void)
  615. {
  616. pcmcia_unregister_driver(&pcan_driver);
  617. }
  618. module_exit(pcan_exit);