mpc8544ds.dtsi 4.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162
  1. /*
  2. * MPC8544DS Device Tree Source stub (no addresses or top-level ranges)
  3. *
  4. * Copyright 2011 Freescale Semiconductor Inc.
  5. *
  6. * Redistribution and use in source and binary forms, with or without
  7. * modification, are permitted provided that the following conditions are met:
  8. * * Redistributions of source code must retain the above copyright
  9. * notice, this list of conditions and the following disclaimer.
  10. * * Redistributions in binary form must reproduce the above copyright
  11. * notice, this list of conditions and the following disclaimer in the
  12. * documentation and/or other materials provided with the distribution.
  13. * * Neither the name of Freescale Semiconductor nor the
  14. * names of its contributors may be used to endorse or promote products
  15. * derived from this software without specific prior written permission.
  16. *
  17. *
  18. * ALTERNATIVELY, this software may be distributed under the terms of the
  19. * GNU General Public License ("GPL") as published by the Free Software
  20. * Foundation, either version 2 of that License or (at your option) any
  21. * later version.
  22. *
  23. * THIS SOFTWARE IS PROVIDED BY Freescale Semiconductor ``AS IS'' AND ANY
  24. * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  25. * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  26. * DISCLAIMED. IN NO EVENT SHALL Freescale Semiconductor BE LIABLE FOR ANY
  27. * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
  28. * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
  29. * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
  30. * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  31. * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
  32. * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  33. */
  34. &board_soc {
  35. enet0: ethernet@24000 {
  36. phy-handle = <&phy0>;
  37. tbi-handle = <&tbi0>;
  38. phy-connection-type = "rgmii-id";
  39. };
  40. mdio@24520 {
  41. phy0: ethernet-phy@0 {
  42. interrupts = <10 1 0 0>;
  43. reg = <0x0>;
  44. device_type = "ethernet-phy";
  45. };
  46. phy1: ethernet-phy@1 {
  47. interrupts = <10 1 0 0>;
  48. reg = <0x1>;
  49. device_type = "ethernet-phy";
  50. };
  51. tbi0: tbi-phy@11 {
  52. reg = <0x11>;
  53. device_type = "tbi-phy";
  54. };
  55. };
  56. enet2: ethernet@26000 {
  57. phy-handle = <&phy1>;
  58. tbi-handle = <&tbi1>;
  59. phy-connection-type = "rgmii-id";
  60. };
  61. mdio@26520 {
  62. tbi1: tbi-phy@11 {
  63. reg = <0x11>;
  64. device_type = "tbi-phy";
  65. };
  66. };
  67. };
  68. &board_pci3 {
  69. pcie@0 {
  70. interrupt-map-mask = <0xff00 0x0 0x0 0x7>;
  71. interrupt-map = <
  72. // IDSEL 0x1c USB
  73. 0xe000 0x0 0x0 0x1 &i8259 0xc 0x2
  74. 0xe100 0x0 0x0 0x2 &i8259 0x9 0x2
  75. 0xe200 0x0 0x0 0x3 &i8259 0xa 0x2
  76. 0xe300 0x0 0x0 0x4 &i8259 0xb 0x2
  77. // IDSEL 0x1d Audio
  78. 0xe800 0x0 0x0 0x1 &i8259 0x6 0x2
  79. // IDSEL 0x1e Legacy
  80. 0xf000 0x0 0x0 0x1 &i8259 0x7 0x2
  81. 0xf100 0x0 0x0 0x1 &i8259 0x7 0x2
  82. // IDSEL 0x1f IDE/SATA
  83. 0xf800 0x0 0x0 0x1 &i8259 0xe 0x2
  84. 0xf900 0x0 0x0 0x1 &i8259 0x5 0x2
  85. >;
  86. uli1575@0 {
  87. reg = <0x0 0x0 0x0 0x0 0x0>;
  88. #size-cells = <2>;
  89. #address-cells = <3>;
  90. ranges = <0x2000000 0x0 0xb0000000
  91. 0x2000000 0x0 0xb0000000
  92. 0x0 0x100000
  93. 0x1000000 0x0 0x0
  94. 0x1000000 0x0 0x0
  95. 0x0 0x100000>;
  96. isa@1e {
  97. device_type = "isa";
  98. #interrupt-cells = <2>;
  99. #size-cells = <1>;
  100. #address-cells = <2>;
  101. reg = <0xf000 0x0 0x0 0x0 0x0>;
  102. ranges = <0x1 0x0 0x1000000 0x0 0x0
  103. 0x1000>;
  104. interrupt-parent = <&i8259>;
  105. i8259: interrupt-controller@20 {
  106. reg = <0x1 0x20 0x2
  107. 0x1 0xa0 0x2
  108. 0x1 0x4d0 0x2>;
  109. interrupt-controller;
  110. device_type = "interrupt-controller";
  111. #address-cells = <0>;
  112. #interrupt-cells = <2>;
  113. compatible = "chrp,iic";
  114. interrupts = <9 2 0 0>;
  115. interrupt-parent = <&mpic>;
  116. };
  117. i8042@60 {
  118. #size-cells = <0>;
  119. #address-cells = <1>;
  120. reg = <0x1 0x60 0x1 0x1 0x64 0x1>;
  121. interrupts = <1 3 12 3>;
  122. interrupt-parent =
  123. <&i8259>;
  124. keyboard@0 {
  125. reg = <0x0>;
  126. compatible = "pnpPNP,303";
  127. };
  128. mouse@1 {
  129. reg = <0x1>;
  130. compatible = "pnpPNP,f03";
  131. };
  132. };
  133. rtc@70 {
  134. compatible = "pnpPNP,b00";
  135. reg = <0x1 0x70 0x2>;
  136. };
  137. gpio@400 {
  138. reg = <0x1 0x400 0x80>;
  139. };
  140. };
  141. };
  142. };
  143. };