mpc8544ds.dts 2.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106
  1. /*
  2. * MPC8544 DS Device Tree Source
  3. *
  4. * Copyright 2007, 2008 Freescale Semiconductor Inc.
  5. *
  6. * This program is free software; you can redistribute it and/or modify it
  7. * under the terms of the GNU General Public License as published by the
  8. * Free Software Foundation; either version 2 of the License, or (at your
  9. * option) any later version.
  10. */
  11. /include/ "fsl/mpc8544si-pre.dtsi"
  12. / {
  13. model = "MPC8544DS";
  14. compatible = "MPC8544DS", "MPC85xxDS";
  15. memory {
  16. device_type = "memory";
  17. reg = <0 0 0 0>; // Filled by U-Boot
  18. };
  19. lbc: localbus@e0005000 {
  20. reg = <0 0xe0005000 0 0x1000>;
  21. };
  22. board_soc: soc: soc8544@e0000000 {
  23. ranges = <0x0 0x0 0xe0000000 0x100000>;
  24. };
  25. pci0: pci@e0008000 {
  26. reg = <0 0xe0008000 0 0x1000>;
  27. ranges = <0x2000000 0x0 0xc0000000 0 0xc0000000 0x0 0x20000000
  28. 0x1000000 0x0 0x00000000 0 0xe1000000 0x0 0x10000>;
  29. clock-frequency = <66666666>;
  30. interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
  31. interrupt-map = <
  32. /* IDSEL 0x11 J17 Slot 1 */
  33. 0x8800 0x0 0x0 0x1 &mpic 0x2 0x1 0 0
  34. 0x8800 0x0 0x0 0x2 &mpic 0x3 0x1 0 0
  35. 0x8800 0x0 0x0 0x3 &mpic 0x4 0x1 0 0
  36. 0x8800 0x0 0x0 0x4 &mpic 0x1 0x1 0 0
  37. /* IDSEL 0x12 J16 Slot 2 */
  38. 0x9000 0x0 0x0 0x1 &mpic 0x3 0x1 0 0
  39. 0x9000 0x0 0x0 0x2 &mpic 0x4 0x1 0 0
  40. 0x9000 0x0 0x0 0x3 &mpic 0x2 0x1 0 0
  41. 0x9000 0x0 0x0 0x4 &mpic 0x1 0x1 0 0>;
  42. };
  43. pci1: pcie@e0009000 {
  44. reg = <0x0 0xe0009000 0x0 0x1000>;
  45. ranges = <0x2000000 0x0 0x80000000 0 0x80000000 0x0 0x20000000
  46. 0x1000000 0x0 0x00000000 0 0xe1010000 0x0 0x10000>;
  47. pcie@0 {
  48. ranges = <0x2000000 0x0 0x80000000
  49. 0x2000000 0x0 0x80000000
  50. 0x0 0x20000000
  51. 0x1000000 0x0 0x0
  52. 0x1000000 0x0 0x0
  53. 0x0 0x10000>;
  54. };
  55. };
  56. pci2: pcie@e000a000 {
  57. reg = <0x0 0xe000a000 0x0 0x1000>;
  58. ranges = <0x2000000 0x0 0xa0000000 0 0xa0000000 0x0 0x10000000
  59. 0x1000000 0x0 0x00000000 0 0xe1020000 0x0 0x10000>;
  60. pcie@0 {
  61. ranges = <0x2000000 0x0 0xa0000000
  62. 0x2000000 0x0 0xa0000000
  63. 0x0 0x10000000
  64. 0x1000000 0x0 0x0
  65. 0x1000000 0x0 0x0
  66. 0x0 0x10000>;
  67. };
  68. };
  69. board_pci3: pci3: pcie@e000b000 {
  70. reg = <0x0 0xe000b000 0x0 0x1000>;
  71. ranges = <0x2000000 0x0 0xb0000000 0 0xb0000000 0x0 0x100000
  72. 0x1000000 0x0 0x00000000 0 0xb0100000 0x0 0x100000>;
  73. pcie@0 {
  74. ranges = <0x2000000 0x0 0xb0000000
  75. 0x2000000 0x0 0xb0000000
  76. 0x0 0x100000
  77. 0x1000000 0x0 0x0
  78. 0x1000000 0x0 0x0
  79. 0x0 0x100000>;
  80. };
  81. };
  82. };
  83. /*
  84. * mpc8544ds.dtsi must be last to ensure board_pci3 overrides pci3 settings
  85. * for interrupt-map & interrupt-map-mask
  86. */
  87. /include/ "fsl/mpc8544si-post.dtsi"
  88. /include/ "mpc8544ds.dtsi"