Kconfig 4.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164
  1. config PPC_CELL
  2. bool
  3. default n
  4. config PPC_CELL_COMMON
  5. bool
  6. select PPC_CELL
  7. select PPC_DCR_MMIO
  8. select PPC_INDIRECT_PIO
  9. select PPC_INDIRECT_MMIO
  10. select PPC_NATIVE
  11. select PPC_RTAS
  12. select IRQ_EDGE_EOI_HANDLER
  13. config PPC_CELL_NATIVE
  14. bool
  15. select PPC_CELL_COMMON
  16. select MPIC
  17. select PPC_IO_WORKAROUNDS
  18. select IBM_EMAC_EMAC4
  19. select IBM_EMAC_RGMII
  20. select IBM_EMAC_ZMII #test only
  21. select IBM_EMAC_TAH #test only
  22. default n
  23. config PPC_IBM_CELL_BLADE
  24. bool "IBM Cell Blade"
  25. depends on PPC64 && PPC_BOOK3S
  26. select PPC_CELL_NATIVE
  27. select PPC_OF_PLATFORM_PCI
  28. select PCI
  29. select MMIO_NVRAM
  30. select PPC_UDBG_16550
  31. select UDBG_RTAS_CONSOLE
  32. config PPC_CELLEB
  33. bool "Toshiba's Cell Reference Set 'Celleb' Architecture"
  34. depends on PPC64 && PPC_BOOK3S
  35. select PPC_CELL_NATIVE
  36. select PPC_OF_PLATFORM_PCI
  37. select PCI
  38. select HAS_TXX9_SERIAL
  39. select PPC_UDBG_BEAT
  40. select USB_OHCI_BIG_ENDIAN_MMIO
  41. select USB_EHCI_BIG_ENDIAN_MMIO
  42. config PPC_CELL_QPACE
  43. bool "IBM Cell - QPACE"
  44. depends on PPC64 && PPC_BOOK3S
  45. select PPC_CELL_COMMON
  46. config AXON_MSI
  47. bool
  48. depends on PPC_IBM_CELL_BLADE && PCI_MSI
  49. default y
  50. menu "Cell Broadband Engine options"
  51. depends on PPC_CELL
  52. config SPU_FS
  53. tristate "SPU file system"
  54. default m
  55. depends on PPC_CELL
  56. select SPU_BASE
  57. select MEMORY_HOTPLUG
  58. help
  59. The SPU file system is used to access Synergistic Processing
  60. Units on machines implementing the Broadband Processor
  61. Architecture.
  62. config SPU_FS_64K_LS
  63. bool "Use 64K pages to map SPE local store"
  64. # we depend on PPC_MM_SLICES for now rather than selecting
  65. # it because we depend on hugetlbfs hooks being present. We
  66. # will fix that when the generic code has been improved to
  67. # not require hijacking hugetlbfs hooks.
  68. depends on SPU_FS && PPC_MM_SLICES && !PPC_64K_PAGES
  69. default y
  70. select PPC_HAS_HASH_64K
  71. help
  72. This option causes SPE local stores to be mapped in process
  73. address spaces using 64K pages while the rest of the kernel
  74. uses 4K pages. This can improve performances of applications
  75. using multiple SPEs by lowering the TLB pressure on them.
  76. config SPU_BASE
  77. bool
  78. default n
  79. config CBE_RAS
  80. bool "RAS features for bare metal Cell BE"
  81. depends on PPC_CELL_NATIVE
  82. default y
  83. config PPC_IBM_CELL_RESETBUTTON
  84. bool "IBM Cell Blade Pinhole reset button"
  85. depends on CBE_RAS && PPC_IBM_CELL_BLADE
  86. default y
  87. help
  88. Support Pinhole Resetbutton on IBM Cell blades.
  89. This adds a method to trigger system reset via front panel pinhole button.
  90. config PPC_IBM_CELL_POWERBUTTON
  91. tristate "IBM Cell Blade power button"
  92. depends on PPC_IBM_CELL_BLADE && INPUT_EVDEV
  93. default y
  94. help
  95. Support Powerbutton on IBM Cell blades.
  96. This will enable the powerbutton as an input device.
  97. config CBE_THERM
  98. tristate "CBE thermal support"
  99. default m
  100. depends on CBE_RAS && SPU_BASE
  101. config CBE_CPUFREQ
  102. tristate "CBE frequency scaling"
  103. depends on CBE_RAS && CPU_FREQ
  104. default m
  105. help
  106. This adds the cpufreq driver for Cell BE processors.
  107. For details, take a look at <file:Documentation/cpu-freq/>.
  108. If you don't have such processor, say N
  109. config CBE_CPUFREQ_PMI_ENABLE
  110. bool "CBE frequency scaling using PMI interface"
  111. depends on CBE_CPUFREQ && EXPERIMENTAL
  112. default n
  113. help
  114. Select this, if you want to use the PMI interface
  115. to switch frequencies. Using PMI, the
  116. processor will not only be able to run at lower speed,
  117. but also at lower core voltage.
  118. config CBE_CPUFREQ_PMI
  119. tristate
  120. depends on CBE_CPUFREQ_PMI_ENABLE
  121. default CBE_CPUFREQ
  122. config PPC_PMI
  123. tristate
  124. default y
  125. depends on CBE_CPUFREQ_PMI || PPC_IBM_CELL_POWERBUTTON
  126. help
  127. PMI (Platform Management Interrupt) is a way to
  128. communicate with the BMC (Baseboard Management Controller).
  129. It is used in some IBM Cell blades.
  130. config CBE_CPUFREQ_SPU_GOVERNOR
  131. tristate "CBE frequency scaling based on SPU usage"
  132. depends on SPU_FS && CPU_FREQ
  133. default m
  134. help
  135. This governor checks for spu usage to adjust the cpu frequency.
  136. If no spu is running on a given cpu, that cpu will be throttled to
  137. the minimal possible frequency.
  138. endmenu
  139. config OPROFILE_CELL
  140. def_bool y
  141. depends on PPC_CELL_NATIVE && (OPROFILE = m || OPROFILE = y) && SPU_BASE