chip.c 19 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763
  1. /*
  2. * linux/kernel/irq/chip.c
  3. *
  4. * Copyright (C) 1992, 1998-2006 Linus Torvalds, Ingo Molnar
  5. * Copyright (C) 2005-2006, Thomas Gleixner, Russell King
  6. *
  7. * This file contains the core interrupt handling code, for irq-chip
  8. * based architectures.
  9. *
  10. * Detailed information is available in Documentation/DocBook/genericirq
  11. */
  12. #include <linux/irq.h>
  13. #include <linux/msi.h>
  14. #include <linux/module.h>
  15. #include <linux/interrupt.h>
  16. #include <linux/kernel_stat.h>
  17. #include <trace/events/irq.h>
  18. #include "internals.h"
  19. /**
  20. * irq_set_chip - set the irq chip for an irq
  21. * @irq: irq number
  22. * @chip: pointer to irq chip description structure
  23. */
  24. int irq_set_chip(unsigned int irq, struct irq_chip *chip)
  25. {
  26. unsigned long flags;
  27. struct irq_desc *desc = irq_get_desc_lock(irq, &flags, 0);
  28. if (!desc)
  29. return -EINVAL;
  30. if (!chip)
  31. chip = &no_irq_chip;
  32. desc->irq_data.chip = chip;
  33. irq_put_desc_unlock(desc, flags);
  34. /*
  35. * For !CONFIG_SPARSE_IRQ make the irq show up in
  36. * allocated_irqs. For the CONFIG_SPARSE_IRQ case, it is
  37. * already marked, and this call is harmless.
  38. */
  39. irq_reserve_irq(irq);
  40. return 0;
  41. }
  42. EXPORT_SYMBOL(irq_set_chip);
  43. /**
  44. * irq_set_type - set the irq trigger type for an irq
  45. * @irq: irq number
  46. * @type: IRQ_TYPE_{LEVEL,EDGE}_* value - see include/linux/irq.h
  47. */
  48. int irq_set_irq_type(unsigned int irq, unsigned int type)
  49. {
  50. unsigned long flags;
  51. struct irq_desc *desc = irq_get_desc_buslock(irq, &flags, IRQ_GET_DESC_CHECK_GLOBAL);
  52. int ret = 0;
  53. if (!desc)
  54. return -EINVAL;
  55. type &= IRQ_TYPE_SENSE_MASK;
  56. ret = __irq_set_trigger(desc, irq, type);
  57. irq_put_desc_busunlock(desc, flags);
  58. return ret;
  59. }
  60. EXPORT_SYMBOL(irq_set_irq_type);
  61. /**
  62. * irq_set_handler_data - set irq handler data for an irq
  63. * @irq: Interrupt number
  64. * @data: Pointer to interrupt specific data
  65. *
  66. * Set the hardware irq controller data for an irq
  67. */
  68. int irq_set_handler_data(unsigned int irq, void *data)
  69. {
  70. unsigned long flags;
  71. struct irq_desc *desc = irq_get_desc_lock(irq, &flags, 0);
  72. if (!desc)
  73. return -EINVAL;
  74. desc->irq_data.handler_data = data;
  75. irq_put_desc_unlock(desc, flags);
  76. return 0;
  77. }
  78. EXPORT_SYMBOL(irq_set_handler_data);
  79. /**
  80. * irq_set_msi_desc - set MSI descriptor data for an irq
  81. * @irq: Interrupt number
  82. * @entry: Pointer to MSI descriptor data
  83. *
  84. * Set the MSI descriptor entry for an irq
  85. */
  86. int irq_set_msi_desc(unsigned int irq, struct msi_desc *entry)
  87. {
  88. unsigned long flags;
  89. struct irq_desc *desc = irq_get_desc_lock(irq, &flags, IRQ_GET_DESC_CHECK_GLOBAL);
  90. if (!desc)
  91. return -EINVAL;
  92. desc->irq_data.msi_desc = entry;
  93. if (entry)
  94. entry->irq = irq;
  95. irq_put_desc_unlock(desc, flags);
  96. return 0;
  97. }
  98. /**
  99. * irq_set_chip_data - set irq chip data for an irq
  100. * @irq: Interrupt number
  101. * @data: Pointer to chip specific data
  102. *
  103. * Set the hardware irq chip data for an irq
  104. */
  105. int irq_set_chip_data(unsigned int irq, void *data)
  106. {
  107. unsigned long flags;
  108. struct irq_desc *desc = irq_get_desc_lock(irq, &flags, 0);
  109. if (!desc)
  110. return -EINVAL;
  111. desc->irq_data.chip_data = data;
  112. irq_put_desc_unlock(desc, flags);
  113. return 0;
  114. }
  115. EXPORT_SYMBOL(irq_set_chip_data);
  116. struct irq_data *irq_get_irq_data(unsigned int irq)
  117. {
  118. struct irq_desc *desc = irq_to_desc(irq);
  119. return desc ? &desc->irq_data : NULL;
  120. }
  121. EXPORT_SYMBOL_GPL(irq_get_irq_data);
  122. static void irq_state_clr_disabled(struct irq_desc *desc)
  123. {
  124. irqd_clear(&desc->irq_data, IRQD_IRQ_DISABLED);
  125. }
  126. static void irq_state_set_disabled(struct irq_desc *desc)
  127. {
  128. irqd_set(&desc->irq_data, IRQD_IRQ_DISABLED);
  129. }
  130. static void irq_state_clr_masked(struct irq_desc *desc)
  131. {
  132. irqd_clear(&desc->irq_data, IRQD_IRQ_MASKED);
  133. }
  134. static void irq_state_set_masked(struct irq_desc *desc)
  135. {
  136. irqd_set(&desc->irq_data, IRQD_IRQ_MASKED);
  137. }
  138. int irq_startup(struct irq_desc *desc, bool resend)
  139. {
  140. int ret = 0;
  141. irq_state_clr_disabled(desc);
  142. desc->depth = 0;
  143. if (desc->irq_data.chip->irq_startup) {
  144. ret = desc->irq_data.chip->irq_startup(&desc->irq_data);
  145. irq_state_clr_masked(desc);
  146. } else {
  147. irq_enable(desc);
  148. }
  149. if (resend)
  150. check_irq_resend(desc, desc->irq_data.irq);
  151. return ret;
  152. }
  153. void irq_shutdown(struct irq_desc *desc)
  154. {
  155. irq_state_set_disabled(desc);
  156. desc->depth = 1;
  157. if (desc->irq_data.chip->irq_shutdown)
  158. desc->irq_data.chip->irq_shutdown(&desc->irq_data);
  159. else if (desc->irq_data.chip->irq_disable)
  160. desc->irq_data.chip->irq_disable(&desc->irq_data);
  161. else
  162. desc->irq_data.chip->irq_mask(&desc->irq_data);
  163. irq_state_set_masked(desc);
  164. }
  165. void irq_enable(struct irq_desc *desc)
  166. {
  167. irq_state_clr_disabled(desc);
  168. if (desc->irq_data.chip->irq_enable)
  169. desc->irq_data.chip->irq_enable(&desc->irq_data);
  170. else
  171. desc->irq_data.chip->irq_unmask(&desc->irq_data);
  172. irq_state_clr_masked(desc);
  173. }
  174. void irq_disable(struct irq_desc *desc)
  175. {
  176. irq_state_set_disabled(desc);
  177. if (desc->irq_data.chip->irq_disable) {
  178. desc->irq_data.chip->irq_disable(&desc->irq_data);
  179. irq_state_set_masked(desc);
  180. }
  181. }
  182. void irq_percpu_enable(struct irq_desc *desc, unsigned int cpu)
  183. {
  184. if (desc->irq_data.chip->irq_enable)
  185. desc->irq_data.chip->irq_enable(&desc->irq_data);
  186. else
  187. desc->irq_data.chip->irq_unmask(&desc->irq_data);
  188. cpumask_set_cpu(cpu, desc->percpu_enabled);
  189. }
  190. void irq_percpu_disable(struct irq_desc *desc, unsigned int cpu)
  191. {
  192. if (desc->irq_data.chip->irq_disable)
  193. desc->irq_data.chip->irq_disable(&desc->irq_data);
  194. else
  195. desc->irq_data.chip->irq_mask(&desc->irq_data);
  196. cpumask_clear_cpu(cpu, desc->percpu_enabled);
  197. }
  198. static inline void mask_ack_irq(struct irq_desc *desc)
  199. {
  200. if (desc->irq_data.chip->irq_mask_ack)
  201. desc->irq_data.chip->irq_mask_ack(&desc->irq_data);
  202. else {
  203. desc->irq_data.chip->irq_mask(&desc->irq_data);
  204. if (desc->irq_data.chip->irq_ack)
  205. desc->irq_data.chip->irq_ack(&desc->irq_data);
  206. }
  207. irq_state_set_masked(desc);
  208. }
  209. void mask_irq(struct irq_desc *desc)
  210. {
  211. if (desc->irq_data.chip->irq_mask) {
  212. desc->irq_data.chip->irq_mask(&desc->irq_data);
  213. irq_state_set_masked(desc);
  214. }
  215. }
  216. void unmask_irq(struct irq_desc *desc)
  217. {
  218. if (desc->irq_data.chip->irq_unmask) {
  219. desc->irq_data.chip->irq_unmask(&desc->irq_data);
  220. irq_state_clr_masked(desc);
  221. }
  222. }
  223. /*
  224. * handle_nested_irq - Handle a nested irq from a irq thread
  225. * @irq: the interrupt number
  226. *
  227. * Handle interrupts which are nested into a threaded interrupt
  228. * handler. The handler function is called inside the calling
  229. * threads context.
  230. */
  231. void handle_nested_irq(unsigned int irq)
  232. {
  233. struct irq_desc *desc = irq_to_desc(irq);
  234. struct irqaction *action;
  235. int mask_this_irq = 0;
  236. irqreturn_t action_ret;
  237. might_sleep();
  238. raw_spin_lock_irq(&desc->lock);
  239. kstat_incr_irqs_this_cpu(irq, desc);
  240. action = desc->action;
  241. if (unlikely(!action || irqd_irq_disabled(&desc->irq_data))) {
  242. mask_this_irq = 1;
  243. goto out_unlock;
  244. }
  245. irqd_set(&desc->irq_data, IRQD_IRQ_INPROGRESS);
  246. raw_spin_unlock_irq(&desc->lock);
  247. action_ret = action->thread_fn(action->irq, action->dev_id);
  248. if (!noirqdebug)
  249. note_interrupt(irq, desc, action_ret);
  250. raw_spin_lock_irq(&desc->lock);
  251. irqd_clear(&desc->irq_data, IRQD_IRQ_INPROGRESS);
  252. out_unlock:
  253. raw_spin_unlock_irq(&desc->lock);
  254. if (unlikely(mask_this_irq)) {
  255. chip_bus_lock(desc);
  256. mask_irq(desc);
  257. chip_bus_sync_unlock(desc);
  258. }
  259. }
  260. EXPORT_SYMBOL_GPL(handle_nested_irq);
  261. static bool irq_check_poll(struct irq_desc *desc)
  262. {
  263. if (!(desc->istate & IRQS_POLL_INPROGRESS))
  264. return false;
  265. return irq_wait_for_poll(desc);
  266. }
  267. /**
  268. * handle_simple_irq - Simple and software-decoded IRQs.
  269. * @irq: the interrupt number
  270. * @desc: the interrupt description structure for this irq
  271. *
  272. * Simple interrupts are either sent from a demultiplexing interrupt
  273. * handler or come from hardware, where no interrupt hardware control
  274. * is necessary.
  275. *
  276. * Note: The caller is expected to handle the ack, clear, mask and
  277. * unmask issues if necessary.
  278. */
  279. void
  280. handle_simple_irq(unsigned int irq, struct irq_desc *desc)
  281. {
  282. raw_spin_lock(&desc->lock);
  283. if (unlikely(irqd_irq_inprogress(&desc->irq_data)))
  284. if (!irq_check_poll(desc))
  285. goto out_unlock;
  286. desc->istate &= ~(IRQS_REPLAY | IRQS_WAITING);
  287. kstat_incr_irqs_this_cpu(irq, desc);
  288. if (unlikely(!desc->action || irqd_irq_disabled(&desc->irq_data)))
  289. goto out_unlock;
  290. handle_irq_event(desc);
  291. out_unlock:
  292. raw_spin_unlock(&desc->lock);
  293. }
  294. EXPORT_SYMBOL_GPL(handle_simple_irq);
  295. /*
  296. * Called unconditionally from handle_level_irq() and only for oneshot
  297. * interrupts from handle_fasteoi_irq()
  298. */
  299. static void cond_unmask_irq(struct irq_desc *desc)
  300. {
  301. /*
  302. * We need to unmask in the following cases:
  303. * - Standard level irq (IRQF_ONESHOT is not set)
  304. * - Oneshot irq which did not wake the thread (caused by a
  305. * spurious interrupt or a primary handler handling it
  306. * completely).
  307. */
  308. if (!irqd_irq_disabled(&desc->irq_data) &&
  309. irqd_irq_masked(&desc->irq_data) && !desc->threads_oneshot)
  310. unmask_irq(desc);
  311. }
  312. /**
  313. * handle_level_irq - Level type irq handler
  314. * @irq: the interrupt number
  315. * @desc: the interrupt description structure for this irq
  316. *
  317. * Level type interrupts are active as long as the hardware line has
  318. * the active level. This may require to mask the interrupt and unmask
  319. * it after the associated handler has acknowledged the device, so the
  320. * interrupt line is back to inactive.
  321. */
  322. void
  323. handle_level_irq(unsigned int irq, struct irq_desc *desc)
  324. {
  325. raw_spin_lock(&desc->lock);
  326. mask_ack_irq(desc);
  327. if (unlikely(irqd_irq_inprogress(&desc->irq_data)))
  328. if (!irq_check_poll(desc))
  329. goto out_unlock;
  330. desc->istate &= ~(IRQS_REPLAY | IRQS_WAITING);
  331. kstat_incr_irqs_this_cpu(irq, desc);
  332. /*
  333. * If its disabled or no action available
  334. * keep it masked and get out of here
  335. */
  336. if (unlikely(!desc->action || irqd_irq_disabled(&desc->irq_data)))
  337. goto out_unlock;
  338. handle_irq_event(desc);
  339. cond_unmask_irq(desc);
  340. out_unlock:
  341. raw_spin_unlock(&desc->lock);
  342. }
  343. EXPORT_SYMBOL_GPL(handle_level_irq);
  344. #ifdef CONFIG_IRQ_PREFLOW_FASTEOI
  345. static inline void preflow_handler(struct irq_desc *desc)
  346. {
  347. if (desc->preflow_handler)
  348. desc->preflow_handler(&desc->irq_data);
  349. }
  350. #else
  351. static inline void preflow_handler(struct irq_desc *desc) { }
  352. #endif
  353. /**
  354. * handle_fasteoi_irq - irq handler for transparent controllers
  355. * @irq: the interrupt number
  356. * @desc: the interrupt description structure for this irq
  357. *
  358. * Only a single callback will be issued to the chip: an ->eoi()
  359. * call when the interrupt has been serviced. This enables support
  360. * for modern forms of interrupt handlers, which handle the flow
  361. * details in hardware, transparently.
  362. */
  363. void
  364. handle_fasteoi_irq(unsigned int irq, struct irq_desc *desc)
  365. {
  366. raw_spin_lock(&desc->lock);
  367. if (unlikely(irqd_irq_inprogress(&desc->irq_data)))
  368. if (!irq_check_poll(desc))
  369. goto out;
  370. desc->istate &= ~(IRQS_REPLAY | IRQS_WAITING);
  371. kstat_incr_irqs_this_cpu(irq, desc);
  372. /*
  373. * If its disabled or no action available
  374. * then mask it and get out of here:
  375. */
  376. if (unlikely(!desc->action || irqd_irq_disabled(&desc->irq_data))) {
  377. if (!irq_settings_is_level(desc))
  378. desc->istate |= IRQS_PENDING;
  379. mask_irq(desc);
  380. goto out;
  381. }
  382. if (desc->istate & IRQS_ONESHOT)
  383. mask_irq(desc);
  384. preflow_handler(desc);
  385. handle_irq_event(desc);
  386. if (desc->istate & IRQS_ONESHOT)
  387. cond_unmask_irq(desc);
  388. out_eoi:
  389. desc->irq_data.chip->irq_eoi(&desc->irq_data);
  390. out_unlock:
  391. raw_spin_unlock(&desc->lock);
  392. return;
  393. out:
  394. if (!(desc->irq_data.chip->flags & IRQCHIP_EOI_IF_HANDLED))
  395. goto out_eoi;
  396. goto out_unlock;
  397. }
  398. /**
  399. * handle_edge_irq - edge type IRQ handler
  400. * @irq: the interrupt number
  401. * @desc: the interrupt description structure for this irq
  402. *
  403. * Interrupt occures on the falling and/or rising edge of a hardware
  404. * signal. The occurrence is latched into the irq controller hardware
  405. * and must be acked in order to be reenabled. After the ack another
  406. * interrupt can happen on the same source even before the first one
  407. * is handled by the associated event handler. If this happens it
  408. * might be necessary to disable (mask) the interrupt depending on the
  409. * controller hardware. This requires to reenable the interrupt inside
  410. * of the loop which handles the interrupts which have arrived while
  411. * the handler was running. If all pending interrupts are handled, the
  412. * loop is left.
  413. */
  414. void
  415. handle_edge_irq(unsigned int irq, struct irq_desc *desc)
  416. {
  417. raw_spin_lock(&desc->lock);
  418. desc->istate &= ~(IRQS_REPLAY | IRQS_WAITING);
  419. /*
  420. * If we're currently running this IRQ, or its disabled,
  421. * we shouldn't process the IRQ. Mark it pending, handle
  422. * the necessary masking and go out
  423. */
  424. if (unlikely(irqd_irq_disabled(&desc->irq_data) ||
  425. irqd_irq_inprogress(&desc->irq_data) || !desc->action)) {
  426. if (!irq_check_poll(desc)) {
  427. desc->istate |= IRQS_PENDING;
  428. mask_ack_irq(desc);
  429. goto out_unlock;
  430. }
  431. }
  432. kstat_incr_irqs_this_cpu(irq, desc);
  433. /* Start handling the irq */
  434. desc->irq_data.chip->irq_ack(&desc->irq_data);
  435. do {
  436. if (unlikely(!desc->action)) {
  437. mask_irq(desc);
  438. goto out_unlock;
  439. }
  440. /*
  441. * When another irq arrived while we were handling
  442. * one, we could have masked the irq.
  443. * Renable it, if it was not disabled in meantime.
  444. */
  445. if (unlikely(desc->istate & IRQS_PENDING)) {
  446. if (!irqd_irq_disabled(&desc->irq_data) &&
  447. irqd_irq_masked(&desc->irq_data))
  448. unmask_irq(desc);
  449. }
  450. handle_irq_event(desc);
  451. } while ((desc->istate & IRQS_PENDING) &&
  452. !irqd_irq_disabled(&desc->irq_data));
  453. out_unlock:
  454. raw_spin_unlock(&desc->lock);
  455. }
  456. EXPORT_SYMBOL(handle_edge_irq);
  457. #ifdef CONFIG_IRQ_EDGE_EOI_HANDLER
  458. /**
  459. * handle_edge_eoi_irq - edge eoi type IRQ handler
  460. * @irq: the interrupt number
  461. * @desc: the interrupt description structure for this irq
  462. *
  463. * Similar as the above handle_edge_irq, but using eoi and w/o the
  464. * mask/unmask logic.
  465. */
  466. void handle_edge_eoi_irq(unsigned int irq, struct irq_desc *desc)
  467. {
  468. struct irq_chip *chip = irq_desc_get_chip(desc);
  469. raw_spin_lock(&desc->lock);
  470. desc->istate &= ~(IRQS_REPLAY | IRQS_WAITING);
  471. /*
  472. * If we're currently running this IRQ, or its disabled,
  473. * we shouldn't process the IRQ. Mark it pending, handle
  474. * the necessary masking and go out
  475. */
  476. if (unlikely(irqd_irq_disabled(&desc->irq_data) ||
  477. irqd_irq_inprogress(&desc->irq_data) || !desc->action)) {
  478. if (!irq_check_poll(desc)) {
  479. desc->istate |= IRQS_PENDING;
  480. goto out_eoi;
  481. }
  482. }
  483. kstat_incr_irqs_this_cpu(irq, desc);
  484. do {
  485. if (unlikely(!desc->action))
  486. goto out_eoi;
  487. handle_irq_event(desc);
  488. } while ((desc->istate & IRQS_PENDING) &&
  489. !irqd_irq_disabled(&desc->irq_data));
  490. out_eoi:
  491. chip->irq_eoi(&desc->irq_data);
  492. raw_spin_unlock(&desc->lock);
  493. }
  494. #endif
  495. /**
  496. * handle_percpu_irq - Per CPU local irq handler
  497. * @irq: the interrupt number
  498. * @desc: the interrupt description structure for this irq
  499. *
  500. * Per CPU interrupts on SMP machines without locking requirements
  501. */
  502. void
  503. handle_percpu_irq(unsigned int irq, struct irq_desc *desc)
  504. {
  505. struct irq_chip *chip = irq_desc_get_chip(desc);
  506. kstat_incr_irqs_this_cpu(irq, desc);
  507. if (chip->irq_ack)
  508. chip->irq_ack(&desc->irq_data);
  509. handle_irq_event_percpu(desc, desc->action);
  510. if (chip->irq_eoi)
  511. chip->irq_eoi(&desc->irq_data);
  512. }
  513. /**
  514. * handle_percpu_devid_irq - Per CPU local irq handler with per cpu dev ids
  515. * @irq: the interrupt number
  516. * @desc: the interrupt description structure for this irq
  517. *
  518. * Per CPU interrupts on SMP machines without locking requirements. Same as
  519. * handle_percpu_irq() above but with the following extras:
  520. *
  521. * action->percpu_dev_id is a pointer to percpu variables which
  522. * contain the real device id for the cpu on which this handler is
  523. * called
  524. */
  525. void handle_percpu_devid_irq(unsigned int irq, struct irq_desc *desc)
  526. {
  527. struct irq_chip *chip = irq_desc_get_chip(desc);
  528. struct irqaction *action = desc->action;
  529. void *dev_id = __this_cpu_ptr(action->percpu_dev_id);
  530. irqreturn_t res;
  531. kstat_incr_irqs_this_cpu(irq, desc);
  532. if (chip->irq_ack)
  533. chip->irq_ack(&desc->irq_data);
  534. trace_irq_handler_entry(irq, action);
  535. res = action->handler(irq, dev_id);
  536. trace_irq_handler_exit(irq, action, res);
  537. if (chip->irq_eoi)
  538. chip->irq_eoi(&desc->irq_data);
  539. }
  540. void
  541. __irq_set_handler(unsigned int irq, irq_flow_handler_t handle, int is_chained,
  542. const char *name)
  543. {
  544. unsigned long flags;
  545. struct irq_desc *desc = irq_get_desc_buslock(irq, &flags, 0);
  546. if (!desc)
  547. return;
  548. if (!handle) {
  549. handle = handle_bad_irq;
  550. } else {
  551. if (WARN_ON(desc->irq_data.chip == &no_irq_chip))
  552. goto out;
  553. }
  554. /* Uninstall? */
  555. if (handle == handle_bad_irq) {
  556. if (desc->irq_data.chip != &no_irq_chip)
  557. mask_ack_irq(desc);
  558. irq_state_set_disabled(desc);
  559. desc->depth = 1;
  560. }
  561. desc->handle_irq = handle;
  562. desc->name = name;
  563. if (handle != handle_bad_irq && is_chained) {
  564. irq_settings_set_noprobe(desc);
  565. irq_settings_set_norequest(desc);
  566. irq_settings_set_nothread(desc);
  567. irq_startup(desc, true);
  568. }
  569. out:
  570. irq_put_desc_busunlock(desc, flags);
  571. }
  572. EXPORT_SYMBOL_GPL(__irq_set_handler);
  573. void
  574. irq_set_chip_and_handler_name(unsigned int irq, struct irq_chip *chip,
  575. irq_flow_handler_t handle, const char *name)
  576. {
  577. irq_set_chip(irq, chip);
  578. __irq_set_handler(irq, handle, 0, name);
  579. }
  580. void irq_modify_status(unsigned int irq, unsigned long clr, unsigned long set)
  581. {
  582. unsigned long flags;
  583. struct irq_desc *desc = irq_get_desc_lock(irq, &flags, 0);
  584. if (!desc)
  585. return;
  586. irq_settings_clr_and_set(desc, clr, set);
  587. irqd_clear(&desc->irq_data, IRQD_NO_BALANCING | IRQD_PER_CPU |
  588. IRQD_TRIGGER_MASK | IRQD_LEVEL | IRQD_MOVE_PCNTXT);
  589. if (irq_settings_has_no_balance_set(desc))
  590. irqd_set(&desc->irq_data, IRQD_NO_BALANCING);
  591. if (irq_settings_is_per_cpu(desc))
  592. irqd_set(&desc->irq_data, IRQD_PER_CPU);
  593. if (irq_settings_can_move_pcntxt(desc))
  594. irqd_set(&desc->irq_data, IRQD_MOVE_PCNTXT);
  595. if (irq_settings_is_level(desc))
  596. irqd_set(&desc->irq_data, IRQD_LEVEL);
  597. irqd_set(&desc->irq_data, irq_settings_get_trigger_mask(desc));
  598. irq_put_desc_unlock(desc, flags);
  599. }
  600. EXPORT_SYMBOL_GPL(irq_modify_status);
  601. /**
  602. * irq_cpu_online - Invoke all irq_cpu_online functions.
  603. *
  604. * Iterate through all irqs and invoke the chip.irq_cpu_online()
  605. * for each.
  606. */
  607. void irq_cpu_online(void)
  608. {
  609. struct irq_desc *desc;
  610. struct irq_chip *chip;
  611. unsigned long flags;
  612. unsigned int irq;
  613. for_each_active_irq(irq) {
  614. desc = irq_to_desc(irq);
  615. if (!desc)
  616. continue;
  617. raw_spin_lock_irqsave(&desc->lock, flags);
  618. chip = irq_data_get_irq_chip(&desc->irq_data);
  619. if (chip && chip->irq_cpu_online &&
  620. (!(chip->flags & IRQCHIP_ONOFFLINE_ENABLED) ||
  621. !irqd_irq_disabled(&desc->irq_data)))
  622. chip->irq_cpu_online(&desc->irq_data);
  623. raw_spin_unlock_irqrestore(&desc->lock, flags);
  624. }
  625. }
  626. /**
  627. * irq_cpu_offline - Invoke all irq_cpu_offline functions.
  628. *
  629. * Iterate through all irqs and invoke the chip.irq_cpu_offline()
  630. * for each.
  631. */
  632. void irq_cpu_offline(void)
  633. {
  634. struct irq_desc *desc;
  635. struct irq_chip *chip;
  636. unsigned long flags;
  637. unsigned int irq;
  638. for_each_active_irq(irq) {
  639. desc = irq_to_desc(irq);
  640. if (!desc)
  641. continue;
  642. raw_spin_lock_irqsave(&desc->lock, flags);
  643. chip = irq_data_get_irq_chip(&desc->irq_data);
  644. if (chip && chip->irq_cpu_offline &&
  645. (!(chip->flags & IRQCHIP_ONOFFLINE_ENABLED) ||
  646. !irqd_irq_disabled(&desc->irq_data)))
  647. chip->irq_cpu_offline(&desc->irq_data);
  648. raw_spin_unlock_irqrestore(&desc->lock, flags);
  649. }
  650. }