s3c2410_wdt.c 13 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545
  1. /* linux/drivers/char/watchdog/s3c2410_wdt.c
  2. *
  3. * Copyright (c) 2004 Simtec Electronics
  4. * Ben Dooks <ben@simtec.co.uk>
  5. *
  6. * S3C2410 Watchdog Timer Support
  7. *
  8. * Based on, softdog.c by Alan Cox,
  9. * (c) Copyright 1996 Alan Cox <alan@lxorguk.ukuu.org.uk>
  10. *
  11. * This program is free software; you can redistribute it and/or modify
  12. * it under the terms of the GNU General Public License as published by
  13. * the Free Software Foundation; either version 2 of the License, or
  14. * (at your option) any later version.
  15. *
  16. * This program is distributed in the hope that it will be useful,
  17. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  18. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  19. * GNU General Public License for more details.
  20. *
  21. * You should have received a copy of the GNU General Public License
  22. * along with this program; if not, write to the Free Software
  23. * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
  24. */
  25. #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
  26. #include <linux/module.h>
  27. #include <linux/moduleparam.h>
  28. #include <linux/types.h>
  29. #include <linux/timer.h>
  30. #include <linux/miscdevice.h> /* for MODULE_ALIAS_MISCDEV */
  31. #include <linux/watchdog.h>
  32. #include <linux/init.h>
  33. #include <linux/platform_device.h>
  34. #include <linux/interrupt.h>
  35. #include <linux/clk.h>
  36. #include <linux/uaccess.h>
  37. #include <linux/io.h>
  38. #include <linux/cpufreq.h>
  39. #include <linux/slab.h>
  40. #include <linux/err.h>
  41. #include <mach/map.h>
  42. #undef S3C_VA_WATCHDOG
  43. #define S3C_VA_WATCHDOG (0)
  44. #include <plat/regs-watchdog.h>
  45. #define CONFIG_S3C2410_WATCHDOG_ATBOOT (0)
  46. #define CONFIG_S3C2410_WATCHDOG_DEFAULT_TIME (15)
  47. static bool nowayout = WATCHDOG_NOWAYOUT;
  48. static int tmr_margin = CONFIG_S3C2410_WATCHDOG_DEFAULT_TIME;
  49. static int tmr_atboot = CONFIG_S3C2410_WATCHDOG_ATBOOT;
  50. static int soft_noboot;
  51. static int debug;
  52. module_param(tmr_margin, int, 0);
  53. module_param(tmr_atboot, int, 0);
  54. module_param(nowayout, bool, 0);
  55. module_param(soft_noboot, int, 0);
  56. module_param(debug, int, 0);
  57. MODULE_PARM_DESC(tmr_margin, "Watchdog tmr_margin in seconds. (default="
  58. __MODULE_STRING(CONFIG_S3C2410_WATCHDOG_DEFAULT_TIME) ")");
  59. MODULE_PARM_DESC(tmr_atboot,
  60. "Watchdog is started at boot time if set to 1, default="
  61. __MODULE_STRING(CONFIG_S3C2410_WATCHDOG_ATBOOT));
  62. MODULE_PARM_DESC(nowayout, "Watchdog cannot be stopped once started (default="
  63. __MODULE_STRING(WATCHDOG_NOWAYOUT) ")");
  64. MODULE_PARM_DESC(soft_noboot, "Watchdog action, set to 1 to ignore reboots, "
  65. "0 to reboot (default 0)");
  66. MODULE_PARM_DESC(debug, "Watchdog debug, set to >1 for debug (default 0)");
  67. static struct device *wdt_dev; /* platform device attached to */
  68. static struct resource *wdt_mem;
  69. static struct resource *wdt_irq;
  70. static struct clk *wdt_clock;
  71. static void __iomem *wdt_base;
  72. static unsigned int wdt_count;
  73. static DEFINE_SPINLOCK(wdt_lock);
  74. /* watchdog control routines */
  75. #define DBG(fmt, ...) \
  76. do { \
  77. if (debug) \
  78. pr_info(fmt, ##__VA_ARGS__); \
  79. } while (0)
  80. /* functions */
  81. static int s3c2410wdt_keepalive(struct watchdog_device *wdd)
  82. {
  83. spin_lock(&wdt_lock);
  84. writel(wdt_count, wdt_base + S3C2410_WTCNT);
  85. spin_unlock(&wdt_lock);
  86. return 0;
  87. }
  88. static void __s3c2410wdt_stop(void)
  89. {
  90. unsigned long wtcon;
  91. wtcon = readl(wdt_base + S3C2410_WTCON);
  92. wtcon &= ~(S3C2410_WTCON_ENABLE | S3C2410_WTCON_RSTEN);
  93. writel(wtcon, wdt_base + S3C2410_WTCON);
  94. }
  95. static int s3c2410wdt_stop(struct watchdog_device *wdd)
  96. {
  97. spin_lock(&wdt_lock);
  98. __s3c2410wdt_stop();
  99. spin_unlock(&wdt_lock);
  100. return 0;
  101. }
  102. static int s3c2410wdt_start(struct watchdog_device *wdd)
  103. {
  104. unsigned long wtcon;
  105. spin_lock(&wdt_lock);
  106. __s3c2410wdt_stop();
  107. wtcon = readl(wdt_base + S3C2410_WTCON);
  108. wtcon |= S3C2410_WTCON_ENABLE | S3C2410_WTCON_DIV128;
  109. if (soft_noboot) {
  110. wtcon |= S3C2410_WTCON_INTEN;
  111. wtcon &= ~S3C2410_WTCON_RSTEN;
  112. } else {
  113. wtcon &= ~S3C2410_WTCON_INTEN;
  114. wtcon |= S3C2410_WTCON_RSTEN;
  115. }
  116. DBG("%s: wdt_count=0x%08x, wtcon=%08lx\n",
  117. __func__, wdt_count, wtcon);
  118. writel(wdt_count, wdt_base + S3C2410_WTDAT);
  119. writel(wdt_count, wdt_base + S3C2410_WTCNT);
  120. writel(wtcon, wdt_base + S3C2410_WTCON);
  121. spin_unlock(&wdt_lock);
  122. return 0;
  123. }
  124. static inline int s3c2410wdt_is_running(void)
  125. {
  126. return readl(wdt_base + S3C2410_WTCON) & S3C2410_WTCON_ENABLE;
  127. }
  128. static int s3c2410wdt_set_heartbeat(struct watchdog_device *wdd, unsigned timeout)
  129. {
  130. unsigned long freq = clk_get_rate(wdt_clock);
  131. unsigned int count;
  132. unsigned int divisor = 1;
  133. unsigned long wtcon;
  134. if (timeout < 1)
  135. return -EINVAL;
  136. freq /= 128;
  137. count = timeout * freq;
  138. DBG("%s: count=%d, timeout=%d, freq=%lu\n",
  139. __func__, count, timeout, freq);
  140. /* if the count is bigger than the watchdog register,
  141. then work out what we need to do (and if) we can
  142. actually make this value
  143. */
  144. if (count >= 0x10000) {
  145. for (divisor = 1; divisor <= 0x100; divisor++) {
  146. if ((count / divisor) < 0x10000)
  147. break;
  148. }
  149. if ((count / divisor) >= 0x10000) {
  150. dev_err(wdt_dev, "timeout %d too big\n", timeout);
  151. return -EINVAL;
  152. }
  153. }
  154. DBG("%s: timeout=%d, divisor=%d, count=%d (%08x)\n",
  155. __func__, timeout, divisor, count, count/divisor);
  156. count /= divisor;
  157. wdt_count = count;
  158. /* update the pre-scaler */
  159. wtcon = readl(wdt_base + S3C2410_WTCON);
  160. wtcon &= ~S3C2410_WTCON_PRESCALE_MASK;
  161. wtcon |= S3C2410_WTCON_PRESCALE(divisor-1);
  162. writel(count, wdt_base + S3C2410_WTDAT);
  163. writel(wtcon, wdt_base + S3C2410_WTCON);
  164. wdd->timeout = timeout;
  165. return 0;
  166. }
  167. #define OPTIONS (WDIOF_SETTIMEOUT | WDIOF_KEEPALIVEPING | WDIOF_MAGICCLOSE)
  168. static const struct watchdog_info s3c2410_wdt_ident = {
  169. .options = OPTIONS,
  170. .firmware_version = 0,
  171. .identity = "S3C2410 Watchdog",
  172. };
  173. static struct watchdog_ops s3c2410wdt_ops = {
  174. .owner = THIS_MODULE,
  175. .start = s3c2410wdt_start,
  176. .stop = s3c2410wdt_stop,
  177. .ping = s3c2410wdt_keepalive,
  178. .set_timeout = s3c2410wdt_set_heartbeat,
  179. };
  180. static struct watchdog_device s3c2410_wdd = {
  181. .info = &s3c2410_wdt_ident,
  182. .ops = &s3c2410wdt_ops,
  183. };
  184. /* interrupt handler code */
  185. static irqreturn_t s3c2410wdt_irq(int irqno, void *param)
  186. {
  187. dev_info(wdt_dev, "watchdog timer expired (irq)\n");
  188. s3c2410wdt_keepalive(&s3c2410_wdd);
  189. return IRQ_HANDLED;
  190. }
  191. #ifdef CONFIG_CPU_FREQ
  192. static int s3c2410wdt_cpufreq_transition(struct notifier_block *nb,
  193. unsigned long val, void *data)
  194. {
  195. int ret;
  196. if (!s3c2410wdt_is_running())
  197. goto done;
  198. if (val == CPUFREQ_PRECHANGE) {
  199. /* To ensure that over the change we don't cause the
  200. * watchdog to trigger, we perform an keep-alive if
  201. * the watchdog is running.
  202. */
  203. s3c2410wdt_keepalive(&s3c2410_wdd);
  204. } else if (val == CPUFREQ_POSTCHANGE) {
  205. s3c2410wdt_stop(&s3c2410_wdd);
  206. ret = s3c2410wdt_set_heartbeat(&s3c2410_wdd, s3c2410_wdd.timeout);
  207. if (ret >= 0)
  208. s3c2410wdt_start(&s3c2410_wdd);
  209. else
  210. goto err;
  211. }
  212. done:
  213. return 0;
  214. err:
  215. dev_err(wdt_dev, "cannot set new value for timeout %d\n",
  216. s3c2410_wdd.timeout);
  217. return ret;
  218. }
  219. static struct notifier_block s3c2410wdt_cpufreq_transition_nb = {
  220. .notifier_call = s3c2410wdt_cpufreq_transition,
  221. };
  222. static inline int s3c2410wdt_cpufreq_register(void)
  223. {
  224. return cpufreq_register_notifier(&s3c2410wdt_cpufreq_transition_nb,
  225. CPUFREQ_TRANSITION_NOTIFIER);
  226. }
  227. static inline void s3c2410wdt_cpufreq_deregister(void)
  228. {
  229. cpufreq_unregister_notifier(&s3c2410wdt_cpufreq_transition_nb,
  230. CPUFREQ_TRANSITION_NOTIFIER);
  231. }
  232. #else
  233. static inline int s3c2410wdt_cpufreq_register(void)
  234. {
  235. return 0;
  236. }
  237. static inline void s3c2410wdt_cpufreq_deregister(void)
  238. {
  239. }
  240. #endif
  241. static int __devinit s3c2410wdt_probe(struct platform_device *pdev)
  242. {
  243. struct device *dev;
  244. unsigned int wtcon;
  245. int started = 0;
  246. int ret;
  247. int size;
  248. DBG("%s: probe=%p\n", __func__, pdev);
  249. dev = &pdev->dev;
  250. wdt_dev = &pdev->dev;
  251. wdt_mem = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  252. if (wdt_mem == NULL) {
  253. dev_err(dev, "no memory resource specified\n");
  254. return -ENOENT;
  255. }
  256. wdt_irq = platform_get_resource(pdev, IORESOURCE_IRQ, 0);
  257. if (wdt_irq == NULL) {
  258. dev_err(dev, "no irq resource specified\n");
  259. ret = -ENOENT;
  260. goto err;
  261. }
  262. /* get the memory region for the watchdog timer */
  263. size = resource_size(wdt_mem);
  264. if (!request_mem_region(wdt_mem->start, size, pdev->name)) {
  265. dev_err(dev, "failed to get memory region\n");
  266. ret = -EBUSY;
  267. goto err;
  268. }
  269. wdt_base = ioremap(wdt_mem->start, size);
  270. if (wdt_base == NULL) {
  271. dev_err(dev, "failed to ioremap() region\n");
  272. ret = -EINVAL;
  273. goto err_req;
  274. }
  275. DBG("probe: mapped wdt_base=%p\n", wdt_base);
  276. wdt_clock = clk_get(&pdev->dev, "watchdog");
  277. if (IS_ERR(wdt_clock)) {
  278. dev_err(dev, "failed to find watchdog clock source\n");
  279. ret = PTR_ERR(wdt_clock);
  280. goto err_map;
  281. }
  282. clk_enable(wdt_clock);
  283. ret = s3c2410wdt_cpufreq_register();
  284. if (ret < 0) {
  285. pr_err("failed to register cpufreq\n");
  286. goto err_clk;
  287. }
  288. /* see if we can actually set the requested timer margin, and if
  289. * not, try the default value */
  290. if (s3c2410wdt_set_heartbeat(&s3c2410_wdd, tmr_margin)) {
  291. started = s3c2410wdt_set_heartbeat(&s3c2410_wdd,
  292. CONFIG_S3C2410_WATCHDOG_DEFAULT_TIME);
  293. if (started == 0)
  294. dev_info(dev,
  295. "tmr_margin value out of range, default %d used\n",
  296. CONFIG_S3C2410_WATCHDOG_DEFAULT_TIME);
  297. else
  298. dev_info(dev, "default timer value is out of range, "
  299. "cannot start\n");
  300. }
  301. ret = request_irq(wdt_irq->start, s3c2410wdt_irq, 0, pdev->name, pdev);
  302. if (ret != 0) {
  303. dev_err(dev, "failed to install irq (%d)\n", ret);
  304. goto err_cpufreq;
  305. }
  306. watchdog_set_nowayout(&s3c2410_wdd, nowayout);
  307. ret = watchdog_register_device(&s3c2410_wdd);
  308. if (ret) {
  309. dev_err(dev, "cannot register watchdog (%d)\n", ret);
  310. goto err_irq;
  311. }
  312. if (tmr_atboot && started == 0) {
  313. dev_info(dev, "starting watchdog timer\n");
  314. s3c2410wdt_start(&s3c2410_wdd);
  315. } else if (!tmr_atboot) {
  316. /* if we're not enabling the watchdog, then ensure it is
  317. * disabled if it has been left running from the bootloader
  318. * or other source */
  319. s3c2410wdt_stop(&s3c2410_wdd);
  320. }
  321. /* print out a statement of readiness */
  322. wtcon = readl(wdt_base + S3C2410_WTCON);
  323. dev_info(dev, "watchdog %sactive, reset %sabled, irq %sabled\n",
  324. (wtcon & S3C2410_WTCON_ENABLE) ? "" : "in",
  325. (wtcon & S3C2410_WTCON_RSTEN) ? "en" : "dis",
  326. (wtcon & S3C2410_WTCON_INTEN) ? "en" : "dis");
  327. return 0;
  328. err_irq:
  329. free_irq(wdt_irq->start, pdev);
  330. err_cpufreq:
  331. s3c2410wdt_cpufreq_deregister();
  332. err_clk:
  333. clk_disable(wdt_clock);
  334. clk_put(wdt_clock);
  335. wdt_clock = NULL;
  336. err_map:
  337. iounmap(wdt_base);
  338. err_req:
  339. release_mem_region(wdt_mem->start, size);
  340. err:
  341. wdt_irq = NULL;
  342. wdt_mem = NULL;
  343. return ret;
  344. }
  345. static int __devexit s3c2410wdt_remove(struct platform_device *dev)
  346. {
  347. watchdog_unregister_device(&s3c2410_wdd);
  348. free_irq(wdt_irq->start, dev);
  349. s3c2410wdt_cpufreq_deregister();
  350. clk_disable(wdt_clock);
  351. clk_put(wdt_clock);
  352. wdt_clock = NULL;
  353. iounmap(wdt_base);
  354. release_mem_region(wdt_mem->start, resource_size(wdt_mem));
  355. wdt_irq = NULL;
  356. wdt_mem = NULL;
  357. return 0;
  358. }
  359. static void s3c2410wdt_shutdown(struct platform_device *dev)
  360. {
  361. s3c2410wdt_stop(&s3c2410_wdd);
  362. }
  363. #ifdef CONFIG_PM
  364. static unsigned long wtcon_save;
  365. static unsigned long wtdat_save;
  366. static int s3c2410wdt_suspend(struct platform_device *dev, pm_message_t state)
  367. {
  368. /* Save watchdog state, and turn it off. */
  369. wtcon_save = readl(wdt_base + S3C2410_WTCON);
  370. wtdat_save = readl(wdt_base + S3C2410_WTDAT);
  371. /* Note that WTCNT doesn't need to be saved. */
  372. s3c2410wdt_stop(&s3c2410_wdd);
  373. return 0;
  374. }
  375. static int s3c2410wdt_resume(struct platform_device *dev)
  376. {
  377. /* Restore watchdog state. */
  378. writel(wtdat_save, wdt_base + S3C2410_WTDAT);
  379. writel(wtdat_save, wdt_base + S3C2410_WTCNT); /* Reset count */
  380. writel(wtcon_save, wdt_base + S3C2410_WTCON);
  381. pr_info("watchdog %sabled\n",
  382. (wtcon_save & S3C2410_WTCON_ENABLE) ? "en" : "dis");
  383. return 0;
  384. }
  385. #else
  386. #define s3c2410wdt_suspend NULL
  387. #define s3c2410wdt_resume NULL
  388. #endif /* CONFIG_PM */
  389. #ifdef CONFIG_OF
  390. static const struct of_device_id s3c2410_wdt_match[] = {
  391. { .compatible = "samsung,s3c2410-wdt" },
  392. {},
  393. };
  394. MODULE_DEVICE_TABLE(of, s3c2410_wdt_match);
  395. #else
  396. #define s3c2410_wdt_match NULL
  397. #endif
  398. static struct platform_driver s3c2410wdt_driver = {
  399. .probe = s3c2410wdt_probe,
  400. .remove = __devexit_p(s3c2410wdt_remove),
  401. .shutdown = s3c2410wdt_shutdown,
  402. .suspend = s3c2410wdt_suspend,
  403. .resume = s3c2410wdt_resume,
  404. .driver = {
  405. .owner = THIS_MODULE,
  406. .name = "s3c2410-wdt",
  407. .of_match_table = s3c2410_wdt_match,
  408. },
  409. };
  410. static int __init watchdog_init(void)
  411. {
  412. pr_info("S3C2410 Watchdog Timer, (c) 2004 Simtec Electronics\n");
  413. return platform_driver_register(&s3c2410wdt_driver);
  414. }
  415. static void __exit watchdog_exit(void)
  416. {
  417. platform_driver_unregister(&s3c2410wdt_driver);
  418. }
  419. module_init(watchdog_init);
  420. module_exit(watchdog_exit);
  421. MODULE_AUTHOR("Ben Dooks <ben@simtec.co.uk>, "
  422. "Dimitry Andric <dimitry.andric@tomtom.com>");
  423. MODULE_DESCRIPTION("S3C2410 Watchdog Device Driver");
  424. MODULE_LICENSE("GPL");
  425. MODULE_ALIAS_MISCDEV(WATCHDOG_MINOR);
  426. MODULE_ALIAS("platform:s3c2410-wdt");