board-ag5evm.c 14 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585
  1. /*
  2. * arch/arm/mach-shmobile/board-ag5evm.c
  3. *
  4. * Copyright (C) 2010 Takashi Yoshii <yoshii.takashi.zj@renesas.com>
  5. * Copyright (C) 2009 Yoshihiro Shimoda <shimoda.yoshihiro@renesas.com>
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License as published by
  9. * the Free Software Foundation; version 2 of the License.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, write to the Free Software
  18. * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
  19. *
  20. */
  21. #include <linux/kernel.h>
  22. #include <linux/init.h>
  23. #include <linux/interrupt.h>
  24. #include <linux/irq.h>
  25. #include <linux/platform_device.h>
  26. #include <linux/delay.h>
  27. #include <linux/io.h>
  28. #include <linux/dma-mapping.h>
  29. #include <linux/serial_sci.h>
  30. #include <linux/smsc911x.h>
  31. #include <linux/gpio.h>
  32. #include <linux/videodev2.h>
  33. #include <linux/input.h>
  34. #include <linux/input/sh_keysc.h>
  35. #include <linux/mmc/host.h>
  36. #include <linux/mmc/sh_mmcif.h>
  37. #include <linux/mmc/sh_mobile_sdhi.h>
  38. #include <linux/mfd/tmio.h>
  39. #include <linux/sh_clk.h>
  40. #include <linux/videodev2.h>
  41. #include <video/sh_mobile_lcdc.h>
  42. #include <video/sh_mipi_dsi.h>
  43. #include <sound/sh_fsi.h>
  44. #include <mach/hardware.h>
  45. #include <mach/irqs.h>
  46. #include <mach/sh73a0.h>
  47. #include <mach/common.h>
  48. #include <asm/mach-types.h>
  49. #include <asm/mach/arch.h>
  50. #include <asm/hardware/gic.h>
  51. #include <asm/hardware/cache-l2x0.h>
  52. #include <asm/traps.h>
  53. static struct resource smsc9220_resources[] = {
  54. [0] = {
  55. .start = 0x14000000,
  56. .end = 0x14000000 + SZ_64K - 1,
  57. .flags = IORESOURCE_MEM,
  58. },
  59. [1] = {
  60. .start = SH73A0_PINT0_IRQ(2), /* PINTA2 */
  61. .flags = IORESOURCE_IRQ,
  62. },
  63. };
  64. static struct smsc911x_platform_config smsc9220_platdata = {
  65. .flags = SMSC911X_USE_32BIT | SMSC911X_SAVE_MAC_ADDRESS,
  66. .phy_interface = PHY_INTERFACE_MODE_MII,
  67. .irq_polarity = SMSC911X_IRQ_POLARITY_ACTIVE_LOW,
  68. .irq_type = SMSC911X_IRQ_TYPE_PUSH_PULL,
  69. };
  70. static struct platform_device eth_device = {
  71. .name = "smsc911x",
  72. .id = 0,
  73. .dev = {
  74. .platform_data = &smsc9220_platdata,
  75. },
  76. .resource = smsc9220_resources,
  77. .num_resources = ARRAY_SIZE(smsc9220_resources),
  78. };
  79. static struct sh_keysc_info keysc_platdata = {
  80. .mode = SH_KEYSC_MODE_6,
  81. .scan_timing = 3,
  82. .delay = 100,
  83. .keycodes = {
  84. KEY_A, KEY_B, KEY_C, KEY_D, KEY_E, KEY_F, KEY_G,
  85. KEY_H, KEY_I, KEY_J, KEY_K, KEY_L, KEY_M, KEY_N,
  86. KEY_O, KEY_P, KEY_Q, KEY_R, KEY_S, KEY_T, KEY_U,
  87. KEY_V, KEY_W, KEY_X, KEY_Y, KEY_Z, KEY_HOME, KEY_SLEEP,
  88. KEY_SPACE, KEY_9, KEY_6, KEY_3, KEY_WAKEUP, KEY_RIGHT, \
  89. KEY_COFFEE,
  90. KEY_0, KEY_8, KEY_5, KEY_2, KEY_DOWN, KEY_ENTER, KEY_UP,
  91. KEY_KPASTERISK, KEY_7, KEY_4, KEY_1, KEY_STOP, KEY_LEFT, \
  92. KEY_COMPUTER,
  93. },
  94. };
  95. static struct resource keysc_resources[] = {
  96. [0] = {
  97. .name = "KEYSC",
  98. .start = 0xe61b0000,
  99. .end = 0xe61b0098 - 1,
  100. .flags = IORESOURCE_MEM,
  101. },
  102. [1] = {
  103. .start = gic_spi(71),
  104. .flags = IORESOURCE_IRQ,
  105. },
  106. };
  107. static struct platform_device keysc_device = {
  108. .name = "sh_keysc",
  109. .id = 0,
  110. .num_resources = ARRAY_SIZE(keysc_resources),
  111. .resource = keysc_resources,
  112. .dev = {
  113. .platform_data = &keysc_platdata,
  114. },
  115. };
  116. /* FSI A */
  117. static struct resource fsi_resources[] = {
  118. [0] = {
  119. .name = "FSI",
  120. .start = 0xEC230000,
  121. .end = 0xEC230400 - 1,
  122. .flags = IORESOURCE_MEM,
  123. },
  124. [1] = {
  125. .start = gic_spi(146),
  126. .flags = IORESOURCE_IRQ,
  127. },
  128. };
  129. static struct platform_device fsi_device = {
  130. .name = "sh_fsi2",
  131. .id = -1,
  132. .num_resources = ARRAY_SIZE(fsi_resources),
  133. .resource = fsi_resources,
  134. };
  135. static struct resource sh_mmcif_resources[] = {
  136. [0] = {
  137. .name = "MMCIF",
  138. .start = 0xe6bd0000,
  139. .end = 0xe6bd00ff,
  140. .flags = IORESOURCE_MEM,
  141. },
  142. [1] = {
  143. .start = gic_spi(141),
  144. .flags = IORESOURCE_IRQ,
  145. },
  146. [2] = {
  147. .start = gic_spi(140),
  148. .flags = IORESOURCE_IRQ,
  149. },
  150. };
  151. static struct sh_mmcif_plat_data sh_mmcif_platdata = {
  152. .sup_pclk = 0,
  153. .ocr = MMC_VDD_165_195,
  154. .caps = MMC_CAP_8_BIT_DATA | MMC_CAP_NONREMOVABLE,
  155. .slave_id_tx = SHDMA_SLAVE_MMCIF_TX,
  156. .slave_id_rx = SHDMA_SLAVE_MMCIF_RX,
  157. };
  158. static struct platform_device mmc_device = {
  159. .name = "sh_mmcif",
  160. .id = 0,
  161. .dev = {
  162. .dma_mask = NULL,
  163. .coherent_dma_mask = 0xffffffff,
  164. .platform_data = &sh_mmcif_platdata,
  165. },
  166. .num_resources = ARRAY_SIZE(sh_mmcif_resources),
  167. .resource = sh_mmcif_resources,
  168. };
  169. /* IrDA */
  170. static struct resource irda_resources[] = {
  171. [0] = {
  172. .start = 0xE6D00000,
  173. .end = 0xE6D01FD4 - 1,
  174. .flags = IORESOURCE_MEM,
  175. },
  176. [1] = {
  177. .start = gic_spi(95),
  178. .flags = IORESOURCE_IRQ,
  179. },
  180. };
  181. static struct platform_device irda_device = {
  182. .name = "sh_irda",
  183. .id = 0,
  184. .resource = irda_resources,
  185. .num_resources = ARRAY_SIZE(irda_resources),
  186. };
  187. static unsigned char lcd_backlight_seq[3][2] = {
  188. { 0x04, 0x07 },
  189. { 0x23, 0x80 },
  190. { 0x03, 0x01 },
  191. };
  192. static void lcd_backlight_on(void)
  193. {
  194. struct i2c_adapter *a;
  195. struct i2c_msg msg;
  196. int k;
  197. a = i2c_get_adapter(1);
  198. for (k = 0; a && k < 3; k++) {
  199. msg.addr = 0x6d;
  200. msg.buf = &lcd_backlight_seq[k][0];
  201. msg.len = 2;
  202. msg.flags = 0;
  203. if (i2c_transfer(a, &msg, 1) != 1)
  204. break;
  205. }
  206. }
  207. static void lcd_backlight_reset(void)
  208. {
  209. gpio_set_value(GPIO_PORT235, 0);
  210. mdelay(24);
  211. gpio_set_value(GPIO_PORT235, 1);
  212. }
  213. /* LCDC0 */
  214. static const struct fb_videomode lcdc0_modes[] = {
  215. {
  216. .name = "R63302(QHD)",
  217. .xres = 544,
  218. .yres = 961,
  219. .left_margin = 72,
  220. .right_margin = 600,
  221. .hsync_len = 16,
  222. .upper_margin = 8,
  223. .lower_margin = 8,
  224. .vsync_len = 2,
  225. .sync = FB_SYNC_VERT_HIGH_ACT | FB_SYNC_HOR_HIGH_ACT,
  226. },
  227. };
  228. static struct sh_mobile_lcdc_info lcdc0_info = {
  229. .clock_source = LCDC_CLK_PERIPHERAL,
  230. .ch[0] = {
  231. .chan = LCDC_CHAN_MAINLCD,
  232. .interface_type = RGB24,
  233. .clock_divider = 1,
  234. .flags = LCDC_FLAGS_DWPOL,
  235. .fourcc = V4L2_PIX_FMT_RGB565,
  236. .lcd_modes = lcdc0_modes,
  237. .num_modes = ARRAY_SIZE(lcdc0_modes),
  238. .panel_cfg = {
  239. .width = 44,
  240. .height = 79,
  241. .display_on = lcd_backlight_on,
  242. .display_off = lcd_backlight_reset,
  243. },
  244. }
  245. };
  246. static struct resource lcdc0_resources[] = {
  247. [0] = {
  248. .name = "LCDC0",
  249. .start = 0xfe940000, /* P4-only space */
  250. .end = 0xfe943fff,
  251. .flags = IORESOURCE_MEM,
  252. },
  253. [1] = {
  254. .start = intcs_evt2irq(0x580),
  255. .flags = IORESOURCE_IRQ,
  256. },
  257. };
  258. static struct platform_device lcdc0_device = {
  259. .name = "sh_mobile_lcdc_fb",
  260. .num_resources = ARRAY_SIZE(lcdc0_resources),
  261. .resource = lcdc0_resources,
  262. .id = 0,
  263. .dev = {
  264. .platform_data = &lcdc0_info,
  265. .coherent_dma_mask = ~0,
  266. },
  267. };
  268. /* MIPI-DSI */
  269. static struct resource mipidsi0_resources[] = {
  270. [0] = {
  271. .name = "DSI0",
  272. .start = 0xfeab0000,
  273. .end = 0xfeab3fff,
  274. .flags = IORESOURCE_MEM,
  275. },
  276. [1] = {
  277. .name = "DSI0",
  278. .start = 0xfeab4000,
  279. .end = 0xfeab7fff,
  280. .flags = IORESOURCE_MEM,
  281. },
  282. };
  283. static int sh_mipi_set_dot_clock(struct platform_device *pdev,
  284. void __iomem *base,
  285. int enable)
  286. {
  287. struct clk *pck, *phy;
  288. int ret;
  289. pck = clk_get(&pdev->dev, "dsip_clk");
  290. if (IS_ERR(pck)) {
  291. ret = PTR_ERR(pck);
  292. goto sh_mipi_set_dot_clock_pck_err;
  293. }
  294. phy = clk_get(&pdev->dev, "dsiphy_clk");
  295. if (IS_ERR(phy)) {
  296. ret = PTR_ERR(phy);
  297. goto sh_mipi_set_dot_clock_phy_err;
  298. }
  299. if (enable) {
  300. clk_set_rate(pck, clk_round_rate(pck, 24000000));
  301. clk_set_rate(phy, clk_round_rate(pck, 510000000));
  302. clk_enable(pck);
  303. clk_enable(phy);
  304. } else {
  305. clk_disable(pck);
  306. clk_disable(phy);
  307. }
  308. ret = 0;
  309. clk_put(phy);
  310. sh_mipi_set_dot_clock_phy_err:
  311. clk_put(pck);
  312. sh_mipi_set_dot_clock_pck_err:
  313. return ret;
  314. }
  315. static struct sh_mipi_dsi_info mipidsi0_info = {
  316. .data_format = MIPI_RGB888,
  317. .lcd_chan = &lcdc0_info.ch[0],
  318. .lane = 2,
  319. .vsynw_offset = 20,
  320. .clksrc = 1,
  321. .flags = SH_MIPI_DSI_HSABM |
  322. SH_MIPI_DSI_SYNC_PULSES_MODE |
  323. SH_MIPI_DSI_HSbyteCLK,
  324. .set_dot_clock = sh_mipi_set_dot_clock,
  325. };
  326. static struct platform_device mipidsi0_device = {
  327. .name = "sh-mipi-dsi",
  328. .num_resources = ARRAY_SIZE(mipidsi0_resources),
  329. .resource = mipidsi0_resources,
  330. .id = 0,
  331. .dev = {
  332. .platform_data = &mipidsi0_info,
  333. },
  334. };
  335. /* SDHI0 */
  336. static struct sh_mobile_sdhi_info sdhi0_info = {
  337. .dma_slave_tx = SHDMA_SLAVE_SDHI0_TX,
  338. .dma_slave_rx = SHDMA_SLAVE_SDHI0_RX,
  339. .tmio_flags = TMIO_MMC_HAS_IDLE_WAIT | TMIO_MMC_USE_GPIO_CD,
  340. .tmio_caps = MMC_CAP_SD_HIGHSPEED,
  341. .tmio_ocr_mask = MMC_VDD_27_28 | MMC_VDD_28_29,
  342. .cd_gpio = GPIO_PORT251,
  343. };
  344. static struct resource sdhi0_resources[] = {
  345. [0] = {
  346. .name = "SDHI0",
  347. .start = 0xee100000,
  348. .end = 0xee1000ff,
  349. .flags = IORESOURCE_MEM,
  350. },
  351. [1] = {
  352. .name = SH_MOBILE_SDHI_IRQ_CARD_DETECT,
  353. .start = gic_spi(83),
  354. .flags = IORESOURCE_IRQ,
  355. },
  356. [2] = {
  357. .name = SH_MOBILE_SDHI_IRQ_SDCARD,
  358. .start = gic_spi(84),
  359. .flags = IORESOURCE_IRQ,
  360. },
  361. [3] = {
  362. .name = SH_MOBILE_SDHI_IRQ_SDIO,
  363. .start = gic_spi(85),
  364. .flags = IORESOURCE_IRQ,
  365. },
  366. };
  367. static struct platform_device sdhi0_device = {
  368. .name = "sh_mobile_sdhi",
  369. .id = 0,
  370. .num_resources = ARRAY_SIZE(sdhi0_resources),
  371. .resource = sdhi0_resources,
  372. .dev = {
  373. .platform_data = &sdhi0_info,
  374. },
  375. };
  376. void ag5evm_sdhi1_set_pwr(struct platform_device *pdev, int state)
  377. {
  378. gpio_set_value(GPIO_PORT114, state);
  379. }
  380. static struct sh_mobile_sdhi_info sh_sdhi1_info = {
  381. .tmio_flags = TMIO_MMC_WRPROTECT_DISABLE | TMIO_MMC_HAS_IDLE_WAIT,
  382. .tmio_caps = MMC_CAP_NONREMOVABLE | MMC_CAP_SDIO_IRQ,
  383. .tmio_ocr_mask = MMC_VDD_32_33 | MMC_VDD_33_34,
  384. .set_pwr = ag5evm_sdhi1_set_pwr,
  385. };
  386. static struct resource sdhi1_resources[] = {
  387. [0] = {
  388. .name = "SDHI1",
  389. .start = 0xee120000,
  390. .end = 0xee1200ff,
  391. .flags = IORESOURCE_MEM,
  392. },
  393. [1] = {
  394. .name = SH_MOBILE_SDHI_IRQ_CARD_DETECT,
  395. .start = gic_spi(87),
  396. .flags = IORESOURCE_IRQ,
  397. },
  398. [2] = {
  399. .name = SH_MOBILE_SDHI_IRQ_SDCARD,
  400. .start = gic_spi(88),
  401. .flags = IORESOURCE_IRQ,
  402. },
  403. [3] = {
  404. .name = SH_MOBILE_SDHI_IRQ_SDIO,
  405. .start = gic_spi(89),
  406. .flags = IORESOURCE_IRQ,
  407. },
  408. };
  409. static struct platform_device sdhi1_device = {
  410. .name = "sh_mobile_sdhi",
  411. .id = 1,
  412. .dev = {
  413. .platform_data = &sh_sdhi1_info,
  414. },
  415. .num_resources = ARRAY_SIZE(sdhi1_resources),
  416. .resource = sdhi1_resources,
  417. };
  418. static struct platform_device *ag5evm_devices[] __initdata = {
  419. &eth_device,
  420. &keysc_device,
  421. &fsi_device,
  422. &mmc_device,
  423. &irda_device,
  424. &lcdc0_device,
  425. &mipidsi0_device,
  426. &sdhi0_device,
  427. &sdhi1_device,
  428. };
  429. static void __init ag5evm_init(void)
  430. {
  431. sh73a0_pinmux_init();
  432. /* enable SCIFA2 */
  433. gpio_request(GPIO_FN_SCIFA2_TXD1, NULL);
  434. gpio_request(GPIO_FN_SCIFA2_RXD1, NULL);
  435. gpio_request(GPIO_FN_SCIFA2_RTS1_, NULL);
  436. gpio_request(GPIO_FN_SCIFA2_CTS1_, NULL);
  437. /* enable KEYSC */
  438. gpio_request(GPIO_FN_KEYIN0_PU, NULL);
  439. gpio_request(GPIO_FN_KEYIN1_PU, NULL);
  440. gpio_request(GPIO_FN_KEYIN2_PU, NULL);
  441. gpio_request(GPIO_FN_KEYIN3_PU, NULL);
  442. gpio_request(GPIO_FN_KEYIN4_PU, NULL);
  443. gpio_request(GPIO_FN_KEYIN5_PU, NULL);
  444. gpio_request(GPIO_FN_KEYIN6_PU, NULL);
  445. gpio_request(GPIO_FN_KEYIN7_PU, NULL);
  446. gpio_request(GPIO_FN_KEYOUT0, NULL);
  447. gpio_request(GPIO_FN_KEYOUT1, NULL);
  448. gpio_request(GPIO_FN_KEYOUT2, NULL);
  449. gpio_request(GPIO_FN_KEYOUT3, NULL);
  450. gpio_request(GPIO_FN_KEYOUT4, NULL);
  451. gpio_request(GPIO_FN_KEYOUT5, NULL);
  452. gpio_request(GPIO_FN_PORT59_KEYOUT6, NULL);
  453. gpio_request(GPIO_FN_PORT58_KEYOUT7, NULL);
  454. gpio_request(GPIO_FN_KEYOUT8, NULL);
  455. gpio_request(GPIO_FN_PORT149_KEYOUT9, NULL);
  456. /* enable I2C channel 2 and 3 */
  457. gpio_request(GPIO_FN_PORT236_I2C_SDA2, NULL);
  458. gpio_request(GPIO_FN_PORT237_I2C_SCL2, NULL);
  459. gpio_request(GPIO_FN_PORT248_I2C_SCL3, NULL);
  460. gpio_request(GPIO_FN_PORT249_I2C_SDA3, NULL);
  461. /* enable MMCIF */
  462. gpio_request(GPIO_FN_MMCCLK0, NULL);
  463. gpio_request(GPIO_FN_MMCCMD0_PU, NULL);
  464. gpio_request(GPIO_FN_MMCD0_0_PU, NULL);
  465. gpio_request(GPIO_FN_MMCD0_1_PU, NULL);
  466. gpio_request(GPIO_FN_MMCD0_2_PU, NULL);
  467. gpio_request(GPIO_FN_MMCD0_3_PU, NULL);
  468. gpio_request(GPIO_FN_MMCD0_4_PU, NULL);
  469. gpio_request(GPIO_FN_MMCD0_5_PU, NULL);
  470. gpio_request(GPIO_FN_MMCD0_6_PU, NULL);
  471. gpio_request(GPIO_FN_MMCD0_7_PU, NULL);
  472. gpio_request(GPIO_PORT208, NULL); /* Reset */
  473. gpio_direction_output(GPIO_PORT208, 1);
  474. /* enable SMSC911X */
  475. gpio_request(GPIO_PORT144, NULL); /* PINTA2 */
  476. gpio_direction_input(GPIO_PORT144);
  477. gpio_request(GPIO_PORT145, NULL); /* RESET */
  478. gpio_direction_output(GPIO_PORT145, 1);
  479. /* FSI A */
  480. gpio_request(GPIO_FN_FSIACK, NULL);
  481. gpio_request(GPIO_FN_FSIAILR, NULL);
  482. gpio_request(GPIO_FN_FSIAIBT, NULL);
  483. gpio_request(GPIO_FN_FSIAISLD, NULL);
  484. gpio_request(GPIO_FN_FSIAOSLD, NULL);
  485. /* IrDA */
  486. gpio_request(GPIO_FN_PORT241_IRDA_OUT, NULL);
  487. gpio_request(GPIO_FN_PORT242_IRDA_IN, NULL);
  488. gpio_request(GPIO_FN_PORT243_IRDA_FIRSEL, NULL);
  489. /* LCD panel */
  490. gpio_request(GPIO_PORT217, NULL); /* RESET */
  491. gpio_direction_output(GPIO_PORT217, 0);
  492. mdelay(1);
  493. gpio_set_value(GPIO_PORT217, 1);
  494. mdelay(100);
  495. /* LCD backlight controller */
  496. gpio_request(GPIO_PORT235, NULL); /* RESET */
  497. gpio_direction_output(GPIO_PORT235, 0);
  498. lcd_backlight_reset();
  499. /* enable SDHI0 on CN15 [SD I/F] */
  500. gpio_request(GPIO_FN_SDHIWP0, NULL);
  501. gpio_request(GPIO_FN_SDHICMD0, NULL);
  502. gpio_request(GPIO_FN_SDHICLK0, NULL);
  503. gpio_request(GPIO_FN_SDHID0_3, NULL);
  504. gpio_request(GPIO_FN_SDHID0_2, NULL);
  505. gpio_request(GPIO_FN_SDHID0_1, NULL);
  506. gpio_request(GPIO_FN_SDHID0_0, NULL);
  507. /* enable SDHI1 on CN4 [WLAN I/F] */
  508. gpio_request(GPIO_FN_SDHICLK1, NULL);
  509. gpio_request(GPIO_FN_SDHICMD1_PU, NULL);
  510. gpio_request(GPIO_FN_SDHID1_3_PU, NULL);
  511. gpio_request(GPIO_FN_SDHID1_2_PU, NULL);
  512. gpio_request(GPIO_FN_SDHID1_1_PU, NULL);
  513. gpio_request(GPIO_FN_SDHID1_0_PU, NULL);
  514. gpio_request(GPIO_PORT114, "sdhi1_power");
  515. gpio_direction_output(GPIO_PORT114, 0);
  516. #ifdef CONFIG_CACHE_L2X0
  517. /* Shared attribute override enable, 64K*8way */
  518. l2x0_init(IOMEM(0xf0100000), 0x00460000, 0xc2000fff);
  519. #endif
  520. sh73a0_add_standard_devices();
  521. platform_add_devices(ag5evm_devices, ARRAY_SIZE(ag5evm_devices));
  522. }
  523. MACHINE_START(AG5EVM, "ag5evm")
  524. .map_io = sh73a0_map_io,
  525. .init_early = sh73a0_add_early_devices,
  526. .nr_irqs = NR_IRQS_LEGACY,
  527. .init_irq = sh73a0_init_irq,
  528. .handle_irq = gic_handle_irq,
  529. .init_machine = ag5evm_init,
  530. .timer = &shmobile_timer,
  531. MACHINE_END