at91_st.h 2.1 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162
  1. /*
  2. * arch/arm/mach-at91/include/mach/at91_st.h
  3. *
  4. * Copyright (C) 2005 Ivan Kokshaysky
  5. * Copyright (C) SAN People
  6. *
  7. * System Timer (ST) - System peripherals registers.
  8. * Based on AT91RM9200 datasheet revision E.
  9. *
  10. * This program is free software; you can redistribute it and/or modify
  11. * it under the terms of the GNU General Public License as published by
  12. * the Free Software Foundation; either version 2 of the License, or
  13. * (at your option) any later version.
  14. */
  15. #ifndef AT91_ST_H
  16. #define AT91_ST_H
  17. #ifndef __ASSEMBLY__
  18. extern void __iomem *at91_st_base;
  19. #define at91_st_read(field) \
  20. __raw_readl(at91_st_base + field)
  21. #define at91_st_write(field, value) \
  22. __raw_writel(value, at91_st_base + field);
  23. #else
  24. .extern at91_st_base
  25. #endif
  26. #define AT91_ST_CR 0x00 /* Control Register */
  27. #define AT91_ST_WDRST (1 << 0) /* Watchdog Timer Restart */
  28. #define AT91_ST_PIMR 0x04 /* Period Interval Mode Register */
  29. #define AT91_ST_PIV (0xffff << 0) /* Period Interval Value */
  30. #define AT91_ST_WDMR 0x08 /* Watchdog Mode Register */
  31. #define AT91_ST_WDV (0xffff << 0) /* Watchdog Counter Value */
  32. #define AT91_ST_RSTEN (1 << 16) /* Reset Enable */
  33. #define AT91_ST_EXTEN (1 << 17) /* External Signal Assertion Enable */
  34. #define AT91_ST_RTMR 0x0c /* Real-time Mode Register */
  35. #define AT91_ST_RTPRES (0xffff << 0) /* Real-time Prescalar Value */
  36. #define AT91_ST_SR 0x10 /* Status Register */
  37. #define AT91_ST_PITS (1 << 0) /* Period Interval Timer Status */
  38. #define AT91_ST_WDOVF (1 << 1) /* Watchdog Overflow */
  39. #define AT91_ST_RTTINC (1 << 2) /* Real-time Timer Increment */
  40. #define AT91_ST_ALMS (1 << 3) /* Alarm Status */
  41. #define AT91_ST_IER 0x14 /* Interrupt Enable Register */
  42. #define AT91_ST_IDR 0x18 /* Interrupt Disable Register */
  43. #define AT91_ST_IMR 0x1c /* Interrupt Mask Register */
  44. #define AT91_ST_RTAR 0x20 /* Real-time Alarm Register */
  45. #define AT91_ST_ALMV (0xfffff << 0) /* Alarm Value */
  46. #define AT91_ST_CRTR 0x24 /* Current Real-time Register */
  47. #define AT91_ST_CRTV (0xfffff << 0) /* Current Real-Time Value */
  48. #endif