12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788 |
- /* SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause */
- /* Copyright(c) 2019-2022 Realtek Corporation
- */
- #ifndef __RTW89_8852C_H__
- #define __RTW89_8852C_H__
- #include "core.h"
- #define RF_PATH_NUM_8852C 2
- #define BB_PATH_NUM_8852C 2
- struct rtw8852c_u_efuse {
- u8 rsvd[0x38];
- u8 mac_addr[ETH_ALEN];
- };
- struct rtw8852c_e_efuse {
- u8 mac_addr[ETH_ALEN];
- };
- struct rtw8852c_tssi_offset {
- u8 cck_tssi[TSSI_CCK_CH_GROUP_NUM];
- u8 bw40_tssi[TSSI_MCS_2G_CH_GROUP_NUM];
- u8 rsvd[7];
- u8 bw40_1s_tssi_5g[TSSI_MCS_5G_CH_GROUP_NUM];
- } __packed;
- struct rtw8852c_efuse {
- u8 rsvd[0x210];
- struct rtw8852c_tssi_offset path_a_tssi;
- u8 rsvd1[10];
- struct rtw8852c_tssi_offset path_b_tssi;
- u8 rsvd2[94];
- u8 channel_plan;
- u8 xtal_k;
- u8 rsvd3;
- u8 iqk_lck;
- u8 rsvd4[5];
- u8 reg_setting:2;
- u8 tx_diversity:1;
- u8 rx_diversity:2;
- u8 ac_mode:1;
- u8 module_type:2;
- u8 rsvd5;
- u8 shared_ant:1;
- u8 coex_type:3;
- u8 ant_iso:1;
- u8 radio_on_off:1;
- u8 rsvd6:2;
- u8 eeprom_version;
- u8 customer_id;
- u8 tx_bb_swing_2g;
- u8 tx_bb_swing_5g;
- u8 tx_cali_pwr_trk_mode;
- u8 trx_path_selection;
- u8 rfe_type;
- u8 country_code[2];
- u8 rsvd7[3];
- u8 path_a_therm;
- u8 path_b_therm;
- u8 rsvd8[2];
- u8 rx_gain_2g_ofdm;
- u8 rsvd9;
- u8 rx_gain_2g_cck;
- u8 rsvd10;
- u8 rx_gain_5g_low;
- u8 rsvd11;
- u8 rx_gain_5g_mid;
- u8 rsvd12;
- u8 rx_gain_5g_high;
- u8 rsvd13[35];
- u8 bw40_1s_tssi_6g_a[TSSI_MCS_6G_CH_GROUP_NUM];
- u8 rsvd14[10];
- u8 bw40_1s_tssi_6g_b[TSSI_MCS_6G_CH_GROUP_NUM];
- u8 rsvd15[110];
- u8 channel_plan_6g;
- u8 rsvd16[71];
- union {
- struct rtw8852c_u_efuse u;
- struct rtw8852c_e_efuse e;
- };
- } __packed;
- extern const struct rtw89_chip_info rtw8852c_chip_info;
- #endif
|